From: Dalon Westergreen <dwesterg@gmail.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v4 06/28] arm: socfpga: arria10: add socfpga_arria10_socdk config
Date: Fri, 17 Feb 2017 13:53:22 -0800 [thread overview]
Message-ID: <1487368402.6998.72.camel@gmail.com> (raw)
In-Reply-To: <6ad000d1-a82b-d8ea-0cfc-e97b93788744@denx.de>
On Fri, 2017-02-17 at 22:12 +0100, Marek Vasut wrote:
> On 02/17/2017 11:18 AM, Ley Foon Tan wrote:
> >
> > On Mon, Jan 23, 2017 at 11:46 AM, Marek Vasut <marex@denx.de> wrote:
> > >
> > > On 01/10/2017 06:20 AM, Chee Tien Fong wrote:
> > > >
> > > > From: Tien Fong Chee <tien.fong.chee@intel.com>
> > > >
> > > > Add config for the Arria10 SoC Development Kit.
> > > >
> > > > Signed-off-by: Dinh Nguyen <dinguyen@opensource.altera.com>
> > > > Signed-off-by: Tien Fong Chee <tien.fong.chee@intel.com>
> > > > Acked-by: Marek Vasut <marex@denx.de>
> > > > Cc: Marek Vasut <marex@denx.de>
> > > > Cc: Dinh Nguyen <dinguyen@kernel.org>
> > > > Cc: Chin Liang See <chin.liang.see@intel.com>
> > > > Cc: Tien Fong <skywindctf@gmail.com>
> > > > ---
> > > > ?include/configs/socfpga_arria10_socdk.h | 94
> > > > +++++++++++++++++++++++++++++++++
> > > > ?1 file changed, 94 insertions(+)
> > > > ?create mode 100644 include/configs/socfpga_arria10_socdk.h
> > > >
> > > > diff --git a/include/configs/socfpga_arria10_socdk.h
> > > > b/include/configs/socfpga_arria10_socdk.h
> > > > new file mode 100644
> > > > index 0000000..577f60f
> > > > --- /dev/null
> > > > +++ b/include/configs/socfpga_arria10_socdk.h
> > > > @@ -0,0 +1,94 @@
> > > > +/*
> > > > + *??Copyright (C) 2015 Altera Corporation <www.altera.com>
> > >
> > > 2017 ... fix globally.
> > Okay
> > >
> > >
> > > >
> > > > + * SPDX-License-Identifier:??GPL-2.0
> > > > + */
> > > > +
> > > > +#ifndef __CONFIG_SOCFGPA_ARRIA10_H__
> > > > +#define __CONFIG_SOCFGPA_ARRIA10_H__
> > > > +
> > > > +#include <asm/arch/base_addr_a10.h>
> > > > +/* U-Boot Commands */
> > > > +#define CONFIG_SYS_NO_FLASH
> > > > +#define CONFIG_DOS_PARTITION
> > > > +#define CONFIG_FAT_WRITE
> > > > +#define CONFIG_HW_WATCHDOG
> > > > +
> > > > +#define CONFIG_CMD_ASKENV
> > > > +#define CONFIG_CMD_BOOTZ
> > > > +#define CONFIG_CMD_CACHE
> > > > +#define CONFIG_CMD_DHCP
> > > > +#define CONFIG_CMD_EXT4
> > > > +#define CONFIG_CMD_EXT4_WRITE
> > > > +#define CONFIG_CMD_FAT
> > > > +#define CONFIG_CMD_FS_GENERIC
> > > > +#define CONFIG_CMD_GREPENV
> > > > +#define CONFIG_CMD_MMC
> > > > +#define CONFIG_CMD_PING
> > >
> > > A lot of this stuff was converted to Kconfig, please recheck.
> > Okay, will update this.
> > >
> > >
> > > >
> > > > +/*
> > > > + * Memory configurations
> > > > + */
> > > > +#define PHYS_SDRAM_1_SIZE????????????0x2000000
> > > > +
> > > > +/* Booting Linux */
> > > > +#define CONFIG_BOOTDELAY?????3
> > > > +#define CONFIG_BOOTFILE??????????????"zImage"
> > > > +#define CONFIG_BOOTARGS??????????????"console=ttyS0,"
> > > > __stringify(CONFIG_BAUDRATE)
> > > > +#define CONFIG_BOOTCOMMAND??????"run mmcload; run mmcboot"
> > > > +#define CONFIG_LOADADDR??????????????0x01000000
> > > > +#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
> > > > +
> > > > +/*
> > > > + * Display CPU and Board Info
> > > > + */
> > > > +#define CONFIG_DISPLAY_CPUINFO
> > > > +#define CONFIG_DISPLAY_BOARDINFO
> > > > +#define CONFIG_DISPLAY_BOARDINFO_LATE
> > > > +
> > > > +/* Ethernet on SoC (EMAC) */
> > > > +#if defined(CONFIG_CMD_NET)
> > > > +
> > > > +/* PHY */
> > > > +#define CONFIG_PHY_MICREL
> > > > +#define CONFIG_PHY_MICREL_KSZ9031
> > > > +
> > > > +#endif
> > > > +
> > > > +#define CONFIG_ENV_IS_IN_MMC
> > > > +#define CONFIG_SYS_MMC_ENV_DEV???????????????0/* device 0 */
> > > > +#define CONFIG_ENV_OFFSET????????????512/* just after the MBR */
> > > > +
> > > > +/*
> > > > + * arguments passed to the bootz command. The value of
> > > > + * CONFIG_BOOTARGS goes into the environment value "bootargs".
> > > > + * Do note the value will overide also the chosen node in FDT blob.
> > > > + */
> > > > +#define CONFIG_BOOTARGS "console=ttyS0," __stringify(CONFIG_BAUDRATE)
> > > > +
> > > > +#define CONFIG_EXTRA_ENV_SETTINGS \
> > > > +?????"verify=n\0" \
> > > > +?????"loadaddr= " __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
> > > > +?????"ramboot=setenv bootargs " CONFIG_BOOTARGS ";" \
> > > > +?????????????"bootm ${loadaddr} - ${fdt_addr}\0" \
> > > > +?????"bootimage=zImage\0" \
> > > > +?????"fdt_addr=100\0" \
> > > > +?????"fdtimage=socfpga.dtb\0" \
> > > > +?????????????"fsloadcmd=ext2load\0" \
> > > > +?????"bootm ${loadaddr} - ${fdt_addr}\0" \
> > > > +?????"mmcroot=/dev/mmcblk0p2\0" \
> > > > +?????"mmcboot=setenv bootargs " CONFIG_BOOTARGS \
> > > > +?????????????" root=${mmcroot} rw rootwait;" \
> > > > +?????????????"bootz ${loadaddr} - ${fdt_addr}\0" \
> > > > +?????"mmcload=mmc rescan;" \
> > > > +?????????????"load mmc 0:1 ${loadaddr} ${bootimage};" \
> > > > +?????????????"load mmc 0:1 ${fdt_addr} ${fdtimage}\0" \
> > > > +?????"qspiroot=/dev/mtdblock0\0" \
> > > > +?????"qspirootfstype=jffs2\0" \
> > > > +?????"qspiboot=setenv bootargs " CONFIG_BOOTARGS \
> > > > +?????????????" root=${qspiroot} rw rootfstype=${qspirootfstype};"\
> > > > +?????????????"bootm ${loadaddr} - ${fdt_addr}\0"
> > >
> > > Take a look at:
> > > [PATCH v2 0/7] arm: socfpga: update socfpga environments
> > > and adjust accordingly.
> > I checked this patch series, it is in v8 and it hasn't integrate to
> > mainline yet.
> > I will working my patches on top of this patch series, is it okay?
>
> It's fine. Dalon, what's the status here ?
Frankly, i would just ignore that patch set. i will submit a new
one that just moves directly to distro boot. ?sorry for the fuss.
--dalon
>
>
next prev parent reply other threads:[~2017-02-17 21:53 UTC|newest]
Thread overview: 82+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-01-10 5:20 [U-Boot] [PATCH v4 00/28] *** SUBJECT HERE *** Chee Tien Fong
2017-01-10 5:20 ` [U-Boot] [PATCH v4 01/28] arm: socfpga: arria10: add additional i2c nodes for Arria10 Chee Tien Fong
2017-01-23 3:38 ` Marek Vasut
2017-01-10 5:20 ` [U-Boot] [PATCH v4 02/28] arm: socfpga: arria10: add sdram defines " Chee Tien Fong
2017-01-23 3:40 ` Marek Vasut
2017-02-17 10:12 ` Ley Foon Tan
2017-01-10 5:20 ` [U-Boot] [PATCH v4 03/28] arm: socfpga: arria10: add board files for the Arria10 SoCDK Chee Tien Fong
2017-01-23 3:42 ` Marek Vasut
2017-01-10 5:20 ` [U-Boot] [PATCH v4 04/28] arm: socfpga: arria10: add system manager defines Chee Tien Fong
2017-01-23 3:43 ` Marek Vasut
2017-01-10 5:20 ` [U-Boot] [PATCH v4 05/28] arm: socfpga: arria10: add misc functions for Arria10 Chee Tien Fong
2017-01-23 3:45 ` Marek Vasut
2017-01-10 5:20 ` [U-Boot] [PATCH v4 06/28] arm: socfpga: arria10: add socfpga_arria10_socdk config Chee Tien Fong
2017-01-23 3:46 ` Marek Vasut
2017-02-17 10:18 ` Ley Foon Tan
2017-02-17 21:12 ` Marek Vasut
2017-02-17 21:53 ` Dalon Westergreen [this message]
2017-02-17 21:57 ` Marek Vasut
2017-02-18 14:18 ` Dalon Westergreen
2017-02-18 15:20 ` Marek Vasut
2017-02-17 22:53 ` Dalon Westergreen
2017-01-10 5:20 ` [U-Boot] [PATCH v4 07/28] arm: socfpga: arria10: add socfpga_arria10_defconfig Chee Tien Fong
2017-01-23 3:46 ` Marek Vasut
2017-01-10 5:20 ` [U-Boot] [PATCH v4 08/28] arm: socfpga: arria10: add config option build for arria10 Chee Tien Fong
2017-01-23 3:48 ` Marek Vasut
2017-01-10 5:20 ` [U-Boot] [PATCH v4 09/28] arm: socfpga: add define for bootinfo bsel bit shift Chee Tien Fong
2017-01-23 3:49 ` Marek Vasut
2017-01-10 5:20 ` [U-Boot] [PATCH v4 10/28] arm: socfpga: arria10: add reset manager for Arria10 Chee Tien Fong
2017-01-23 3:52 ` Marek Vasut
2017-01-10 5:20 ` [U-Boot] [PATCH v4 11/28] arm: socfpga: wrap system manager functions for A5/C5 devices Chee Tien Fong
2017-01-23 3:53 ` Marek Vasut
2017-02-17 10:20 ` Ley Foon Tan
2017-02-17 21:12 ` Marek Vasut
2017-01-10 5:20 ` [U-Boot] [PATCH v4 12/28] arm: socfpga: arria10: don't build GEN5 sdram for arria10 Chee Tien Fong
2017-01-23 3:54 ` Marek Vasut
2017-01-10 5:20 ` [U-Boot] [PATCH v4 13/28] arm: socfpga: arria10 fpga does not have bridges mapped Chee Tien Fong
2017-01-23 3:55 ` Marek Vasut
2017-01-10 5:20 ` [U-Boot] [PATCH v4 14/28] arm: socfpga: arria10: remove board_init and s_init Chee Tien Fong
2017-01-23 3:56 ` Marek Vasut
2017-01-10 5:20 ` [U-Boot] [PATCH v4 15/28] arm: socfpga: combine clrbits/setbits into a single clrsetbits Chee Tien Fong
2017-01-23 3:58 ` Marek Vasut
2017-02-16 3:34 ` Ley Foon Tan
2017-02-17 7:54 ` Marek Vasut
2017-02-17 9:10 ` Ley Foon Tan
2017-02-17 21:11 ` Marek Vasut
2017-02-17 21:05 ` Marek Vasut
2017-01-10 5:20 ` [U-Boot] [PATCH v4 16/28] arm: socfpga: add reset manager defines for Arria10 Chee Tien Fong
2017-01-23 3:58 ` Marek Vasut
2017-01-10 5:20 ` [U-Boot] [PATCH v4 17/28] arm: socfpga: arria10: update dwmac reset function to support Arria10 Chee Tien Fong
2017-01-23 4:00 ` Marek Vasut
2017-01-10 5:20 ` [U-Boot] [PATCH v4 18/28] ARM:dts: Added device tree for socfpga arria10 development kit sdmmc Chee Tien Fong
2017-01-23 4:03 ` Marek Vasut
2017-01-10 5:20 ` [U-Boot] [PATCH v4 19/28] arm: socfpga: arria10: Enable SPL for Arria 10 Chee Tien Fong
2017-01-23 4:04 ` Marek Vasut
2017-01-10 5:20 ` [U-Boot] [PATCH v4 20/28] arm: socfpga: arria10: Added clock manager and pin mux compat macro Chee Tien Fong
2017-01-23 4:05 ` Marek Vasut
2017-02-16 10:28 ` Ley Foon Tan
2017-01-10 5:20 ` [U-Boot] [PATCH v4 21/28] arm: socfpga: arria10: Added some hardware base address for Arria 10 Chee Tien Fong
2017-01-23 4:06 ` Marek Vasut
2017-01-10 5:20 ` [U-Boot] [PATCH v4 22/28] arm: socfpga: arria10: Added support for Arria 10 socdk Chee Tien Fong
2017-01-23 4:07 ` Marek Vasut
2017-01-10 5:20 ` [U-Boot] [PATCH v4 23/28] arm: socfpga: arria10: Added drivers for Arria10 Reset Manager Chee Tien Fong
2017-01-23 4:13 ` Marek Vasut
2017-01-10 5:20 ` [U-Boot] [PATCH v4 24/28] arm: socfpga: arria10: Added miscellaneous drivers for Arria 10 Chee Tien Fong
2017-01-23 4:16 ` Marek Vasut
2017-02-17 3:31 ` Ley Foon Tan
2017-01-10 5:20 ` [U-Boot] [PATCH v4 25/28] arm: socfpga: arria10: Added drivers for Arria10 clock manager Chee Tien Fong
2017-01-23 4:18 ` Marek Vasut
2017-02-17 8:56 ` Ley Foon Tan
2017-02-17 21:10 ` Marek Vasut
2017-02-20 2:34 ` Ley Foon Tan
2017-02-20 7:28 ` Marek Vasut
2017-01-10 5:20 ` [U-Boot] [PATCH v4 26/28] arm: socfpga: arria10: Added drivers for Arria10 pinmux/pins configuration Chee Tien Fong
2017-01-23 4:19 ` Marek Vasut
2017-02-17 10:06 ` Ley Foon Tan
2017-01-10 5:20 ` [U-Boot] [PATCH v4 27/28] arm: socfpga: arria10: Added Arria10 critical HW initialization to spl Chee Tien Fong
2017-01-23 4:21 ` Marek Vasut
2017-01-10 5:20 ` [U-Boot] [PATCH v4 28/28] arm: socfpga: arria10: Enable fpga driver build for SPL Chee Tien Fong
2017-01-23 4:22 ` Marek Vasut
2017-01-10 22:06 ` [U-Boot] [PATCH v4 00/28] *** SUBJECT HERE *** Marek Vasut
2017-01-11 4:03 ` Chee, Tien Fong
2017-01-11 6:59 ` Chee, Tien Fong
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1487368402.6998.72.camel@gmail.com \
--to=dwesterg@gmail.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox