From: Chee, Tien Fong <tien.fong.chee@intel.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH 1/4] arm: socfpga: Removing unused passing parameter of socfpga_bridges_reset
Date: Tue, 7 Mar 2017 09:11:52 +0000 [thread overview]
Message-ID: <1488877911.2567.8.camel@intel.com> (raw)
In-Reply-To: <27cfde5a-35a2-eb0c-7a07-afbf2a55d7f2@denx.de>
On Sel, 2017-03-07 at 04:45 +0100, Marek Vasut wrote:
> On 03/06/2017 05:45 AM, Chee, Tien Fong wrote:
> >
> > On Ahd, 2017-03-05 at 01:57 +0100, Marek Vasut wrote:
> > >
> > > On 03/03/2017 01:50 PM, Chee Tien Fong wrote:
> > > >
> > > >
> > > > From: Tien Fong Chee <tien.fong.chee@intel.com>
> > > >
> > > > This patch removes the unused passing parameter of
> > > > socfpga_bridges_reset
> > > > function in Arria10.
> > > >
> > > > Signed-off-by: Tien Fong Chee <tien.fong.chee@intel.com>
> > > > Cc: Marek Vasut <marex@denx.de>
> > > > Cc: Dinh Nguyen <dinguyen@kernel.org>
> > > > Cc: Ching Liang See <chin.liang.see@intel.com>
> > > > Cc: Ley Foon <ley.foon.tan@intel.com>
> > > > Cc: Westergreen Dalon <dalon.westergreen@intel.com>
> > > We do NOT have arria10 support in mainline, I am confused.
> > > Can you please sync with Ley when submitting patches ?
> > >
> > > Thanks
> > >
> > This series is working on top of [1] initial patchset which enables
> > the basic support for Arria 10 and other features.
> > https://www.mail-archive.com/u-boot at lists.denx.de/msg240053.html
> This patchset is still work-in-progress. Sending patches on top of it
> is
> completely useless . Please work with Ley and integrate them or wait
> until the initial patchset lands.
>
Okay.
> >
> > I just realized i forgot to +CC you guys in the cover letter,
> > https://www.mail-archive.com/u-boot at lists.denx.de/msg240829.html.
> > I am sorry to have you confused.
> [...]
>
next prev parent reply other threads:[~2017-03-07 9:11 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-03-03 12:50 [U-Boot] [PATCH 0/4] Add Intel Arria 10 SoC FPGA driver Chee Tien Fong
2017-03-03 12:50 ` [U-Boot] [PATCH 1/4] arm: socfpga: Removing unused passing parameter of socfpga_bridges_reset Chee Tien Fong
2017-03-03 14:50 ` Dinh Nguyen
2017-03-05 0:57 ` Marek Vasut
2017-03-06 4:45 ` Chee, Tien Fong
2017-03-07 3:45 ` Marek Vasut
2017-03-07 9:11 ` Chee, Tien Fong [this message]
2017-03-03 12:50 ` [U-Boot] [PATCH 2/4] arm: socfpga: Restructure FPGA driver in the preparation to support A10 Chee Tien Fong
2017-03-03 12:50 ` [U-Boot] [PATCH 3/4] arm: socfpga: Add Arria10 FPGA manager program assembly driver Chee Tien Fong
2017-03-03 12:50 ` [U-Boot] [PATCH 4/4] arm: socfpga: Add FPGA driver support for Arria 10 Chee Tien Fong
2017-03-06 4:38 ` [U-Boot] [PATCH 0/4] Add Intel Arria 10 SoC FPGA driver Chee, Tien Fong
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1488877911.2567.8.camel@intel.com \
--to=tien.fong.chee@intel.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox