From: Chee, Tien Fong <tien.fong.chee@intel.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v4 3/5] arm: socfpga: Enable FPGA driver on SPL
Date: Tue, 23 May 2017 01:39:17 +0000 [thread overview]
Message-ID: <1495503554.23728.1.camel@intel.com> (raw)
In-Reply-To: <c96d3382-b6d5-c1b7-a08d-88761dc0b9b8@kernel.org>
On Isn, 2017-05-22 at 10:11 -0500, Dinh Nguyen wrote:
>
> On 05/22/2017 09:23 AM, Dinh Nguyen wrote:
> >
> >
> >
> > On 05/18/2017 11:14 PM, tien.fong.chee at intel.com wrote:
> > >
> > > From: Tien Fong Chee <tien.fong.chee@intel.com>
> > >
> > > Enable FPGA driver build for SPL. FPGA driver is needed for SPL
> > > to configure and getting DDR up before loading U-boot into DDR
> > > and
> > > booting from there.
> > >
> > > Signed-off-by: Tien Fong Chee <tien.fong.chee@intel.com>
> > > ---
> > > drivers/Makefile | 1 +
> > > 1 file changed, 1 insertion(+)
> > >
> > > diff --git a/drivers/Makefile b/drivers/Makefile
> > > index 4a4b237..b4a2230 100644
> > > --- a/drivers/Makefile
> > > +++ b/drivers/Makefile
> > > @@ -47,6 +47,7 @@ obj-$(CONFIG_OMAP_USB_PHY) += usb/phy/
> > > obj-$(CONFIG_SPL_SATA_SUPPORT) += block/
> > > obj-$(CONFIG_SPL_USB_HOST_SUPPORT) += block/
> > > obj-$(CONFIG_SPL_MMC_SUPPORT) += block/
> > > +obj-$(CONFIG_FPGA) += fpga/
> > There's a SPL_FPGA_SUPPORT already defined. Can you use that?
> >
Okay, sure.
> Also with the above change, you're building in the FPGA driver into
> the
> SPL for Gen5 devices, you probably didn't want that.
>
> CC spl/drivers/fpga/fpga.o
> CC spl/drivers/fpga/altera.o
> CC spl/drivers/fpga/socfpga.o
>
> Dinh
next prev parent reply other threads:[~2017-05-23 1:39 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-05-19 4:14 [U-Boot] [PATCH v4 0/5] Add Intel Arria 10 SoC FPGA driver tien.fong.chee at intel.com
2017-05-19 4:14 ` [U-Boot] [PATCH v4 1/5] arm: socfpga: Remove unused passing parameter of socfpga_bridges_reset tien.fong.chee at intel.com
2017-05-19 4:14 ` [U-Boot] [PATCH v4 2/5] arm: socfpga: Restructure FPGA driver in the preparation to support A10 tien.fong.chee at intel.com
2017-05-22 15:13 ` Dinh Nguyen
2017-05-23 1:32 ` Chee, Tien Fong
2017-05-19 4:14 ` [U-Boot] [PATCH v4 3/5] arm: socfpga: Enable FPGA driver on SPL tien.fong.chee at intel.com
2017-05-22 14:23 ` Dinh Nguyen
2017-05-22 15:11 ` Dinh Nguyen
2017-05-23 1:39 ` Chee, Tien Fong [this message]
2017-05-19 4:14 ` [U-Boot] [PATCH v4 4/5] arm: socfpga: Move FPGA manager driver to FPGA driver tien.fong.chee at intel.com
2017-05-19 4:14 ` [U-Boot] [PATCH v4 5/5] arm: socfpga: Add FPGA driver support for Arria 10 tien.fong.chee at intel.com
2017-05-22 6:46 ` [U-Boot] [PATCH v4 0/5] Add Intel Arria 10 SoC FPGA driver Chee, Tien Fong
2017-05-22 9:05 ` Marek Vasut
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1495503554.23728.1.camel@intel.com \
--to=tien.fong.chee@intel.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox