From: Chee, Tien Fong <tien.fong.chee@intel.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v5 0/5] Add Intel Arria 10 SoC FPGA driver
Date: Tue, 23 May 2017 06:11:47 +0000 [thread overview]
Message-ID: <1495519906.23728.2.camel@intel.com> (raw)
In-Reply-To: <1495517031-23444-1-git-send-email-tien.fong.chee@intel.com>
On Sel, 2017-05-23 at 13:23 +0800, tien.fong.chee at intel.com wrote:
> From: Tien Fong Chee <tien.fong.chee@intel.com>
>
> This is the 5th version of patchset to adds support for Intel Arria
> 10 SoC FPGA
> driver. This version mainly resolved comments from Dinh in [v4].
> This series is working on top of u-boot-socfpga-next branch
> http://git.denx.de/?p=u-boot/u-boot-socfpga.git;a=shortlog;h=refs/hea
> ds/next.
>
Please ignore this patch set, i will send a new patchset for minor
change on commit header.
Thanks.
> [v4]: https://www.mail-archive.com/u-
> boot at lists.denx.de/msg250149.html
>
> v4 -> v5 changes:
> -----------------
> - Fixed typo on patch 2.
> - Removed '.' on all commit headers.
> - Changed the 'CONFIG_FPGA' with 'CONFIG_SPL_FPGA_SUPPORT'
>
> Patchset history
> ----------------
> [v1]: https://www.mail-archive.com/u-boot at lists.denx.de/msg247788.htm
> l
> [v2]: https://www.mail-archive.com/u-boot at lists.denx.de/msg248541.htm
> l
> [v3]: https://www.mail-archive.com/u-boot at lists.denx.de/msg249160.htm
> l
>
> Tien Fong Chee (5):
> arm: socfpga: Remove unused passing parameter of
> socfpga_bridges_reset
> arm: socfpga: Restructure FPGA driver in the preparation to support
> A10.
> arm: socfpga: Enable FPGA driver on SPL
> arm: socfpga: Move FPGA manager driver to FPGA driver
> arm: socfpga: Add FPGA driver support for Arria 10
>
> arch/arm/mach-socfpga/Makefile | 1 -
> arch/arm/mach-socfpga/fpga_manager.c | 78 ----
> arch/arm/mach-socfpga/include/mach/fpga_manager.h | 70 +--
> .../include/mach/fpga_manager_arria10.h | 100 +++++
> .../mach/{fpga_manager.h => fpga_manager_gen5.h} | 69 ++-
> .../include/mach/reset_manager_arria10.h | 2 +-
> arch/arm/mach-socfpga/reset_manager_arria10.c | 4 +-
> drivers/Makefile | 1 +
> drivers/fpga/Makefile | 2 +
> drivers/fpga/socfpga.c | 241 +----------
> drivers/fpga/socfpga_arria10.c | 479
> +++++++++++++++++++++
> drivers/fpga/{socfpga.c => socfpga_gen5.c} | 98 ++---
> include/configs/socfpga_common.h | 4 +-
> 13 files changed, 685 insertions(+), 464 deletions(-)
> delete mode 100644 arch/arm/mach-socfpga/fpga_manager.c
> create mode 100644 arch/arm/mach-
> socfpga/include/mach/fpga_manager_arria10.h
> copy arch/arm/mach-socfpga/include/mach/{fpga_manager.h =>
> fpga_manager_gen5.h} (57%)
> create mode 100644 drivers/fpga/socfpga_arria10.c
> copy drivers/fpga/{socfpga.c => socfpga_gen5.c} (85%)
>
next prev parent reply other threads:[~2017-05-23 6:11 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-05-23 5:23 [U-Boot] [PATCH v5 0/5] Add Intel Arria 10 SoC FPGA driver tien.fong.chee at intel.com
2017-05-23 5:23 ` [U-Boot] [PATCH v5 1/5] arm: socfpga: Remove unused passing parameter of socfpga_bridges_reset tien.fong.chee at intel.com
2017-05-23 5:23 ` [U-Boot] [PATCH v5 2/5] arm: socfpga: Restructure FPGA driver in the preparation to support A10 tien.fong.chee at intel.com
2017-05-23 5:23 ` [U-Boot] [PATCH v5 3/5] arm: socfpga: Enable FPGA driver on SPL tien.fong.chee at intel.com
2017-05-23 5:23 ` [U-Boot] [PATCH v5 4/5] arm: socfpga: Move FPGA manager driver to FPGA driver tien.fong.chee at intel.com
2017-05-23 5:23 ` [U-Boot] [PATCH v5 5/5] arm: socfpga: Add FPGA driver support for Arria 10 tien.fong.chee at intel.com
2017-05-23 6:11 ` Chee, Tien Fong [this message]
-- strict thread matches above, loose matches on Subject: below --
2017-05-23 6:24 [U-Boot] [PATCH v5 0/5] Add Intel Arria 10 SoC FPGA driver tien.fong.chee at intel.com
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1495519906.23728.2.camel@intel.com \
--to=tien.fong.chee@intel.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox