From: Chee, Tien Fong <tien.fong.chee@intel.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v6 0/6] Add Intel Arria 10 SoC FPGA driver
Date: Mon, 29 May 2017 03:00:18 +0000 [thread overview]
Message-ID: <1496026812.3408.9.camel@intel.com> (raw)
In-Reply-To: <55c57051-8423-0120-67b3-632fa183f395@kernel.org>
On Jum, 2017-05-26 at 09:49 -0500, Dinh Nguyen wrote:
>
> On 05/26/2017 03:48 AM, Chee, Tien Fong wrote:
>
> >
> > >
> > >
> > > So the patch for using CONFIG_SPL_FPGA_SUPPORT is causing this
> > > build
> > > error. Please investigate.
> > >
> > > Dinh
> > Hi Dinh,
> >
> > I have tried with both u-boot.git and u-boot-socfpga.git lastest
> > version, i can't still reproduce the issue u have seen :(. Would
> > you
> > mind to share me the details of the step to reproduce it such as on
> > what branch?
> >
> Ah, sorry about that. I went back and just did a batch apply of all 6
> patches, and it builds fine.
>
> I was hitting the build error because I missed applying patch 4/6
> "arm:
> socfpga: Enable FPGA driver build on SPL"
>
> The reason I missed this was because the 3/6 patch was named "arm:
> socfpga: Enable FPGA driver on SPL".
>
> So can you please go back and edit the commit header of patch 4/6, to
> something more generic? As its not ARM or SOCFPGA specific.
>
> Thanks,
> Dinh
great, at least we know what going on. Yeah, i can change that to more
generic.
Thanks.
prev parent reply other threads:[~2017-05-29 3:00 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-05-24 2:24 [U-Boot] [PATCH v6 0/6] Add Intel Arria 10 SoC FPGA driver tien.fong.chee at intel.com
2017-05-24 2:24 ` [U-Boot] [PATCH v6 1/6] arm: socfpga: Remove unused passing parameter of socfpga_bridges_reset tien.fong.chee at intel.com
2017-05-24 2:24 ` [U-Boot] [PATCH v6 2/6] arm: socfpga: Restructure FPGA driver in the preparation to support A10 tien.fong.chee at intel.com
2017-05-24 2:24 ` [U-Boot] [PATCH v6 3/6] arm: socfpga: Enable FPGA driver on SPL tien.fong.chee at intel.com
2017-05-24 2:24 ` [U-Boot] [PATCH v6 4/6] arm: socfpga: Enable FPGA driver build " tien.fong.chee at intel.com
2017-05-24 2:24 ` [U-Boot] [PATCH v6 5/6] arm: socfpga: Move FPGA manager driver to FPGA driver tien.fong.chee at intel.com
2017-05-24 2:24 ` [U-Boot] [PATCH v6 6/6] arm: socfpga: Add FPGA driver support for Arria 10 tien.fong.chee at intel.com
2017-05-24 14:56 ` [U-Boot] [PATCH v6 0/6] Add Intel Arria 10 SoC FPGA driver Dinh Nguyen
2017-05-25 8:53 ` Chee, Tien Fong
2017-05-25 9:18 ` Marek Vasut
2017-05-26 2:36 ` Chee, Tien Fong
2017-05-25 13:35 ` Dinh Nguyen
2017-05-26 8:48 ` Chee, Tien Fong
2017-05-26 14:49 ` Dinh Nguyen
2017-05-29 3:00 ` Chee, Tien Fong [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1496026812.3408.9.camel@intel.com \
--to=tien.fong.chee@intel.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox