public inbox for u-boot@lists.denx.de
 help / color / mirror / Atom feed
From: Chee, Tien Fong <tien.fong.chee@intel.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v10 5/6] drivers: Enable FPGA driver build on SPL
Date: Wed, 28 Jun 2017 08:17:02 +0000	[thread overview]
Message-ID: <1498637818.2717.1.camel@intel.com> (raw)
In-Reply-To: <2637bdcc-65a0-0f23-c07b-aad2e01afbe0@kernel.org>

On Sel, 2017-06-27 at 00:56 -0500, Dinh Nguyen wrote:
> 
> On 06/07/2017 11:33 PM, tien.fong.chee at intel.com wrote:
> > 
> > From: Tien Fong Chee <tien.fong.chee@intel.com>
> > 
> > Enable FPGA driver build for SPL because FPGA driver is needed for
> > SPL
> > to configure and getting DDR up before loading U-boot into DDR and
> > booting from there.
> > 
> > FPGA driver build on SPL must be enabled 1st before applying patch
> > 8 to
> This message referring to "patch 8" is useless when this patch is
> applied. Please refer to a patch title.
> 
That is old message from v9 patchset, i will clean up in next version.
> 
> > 
> > avoid build failed, because fpga_manager which would be moved to
> > drivers/fpga and those functions are expected to be available in
> > SPL.
> > 
> > Signed-off-by: Tien Fong Chee <tien.fong.chee@intel.com>
> > ---
> >  drivers/Makefile | 1 +
> >  1 file changed, 1 insertion(+)
> > 
> > diff --git a/drivers/Makefile b/drivers/Makefile
> > index 64c39d3..4478212 100644
> > --- a/drivers/Makefile
> > +++ b/drivers/Makefile
> > @@ -48,6 +48,7 @@ obj-$(CONFIG_OMAP_USB_PHY) += usb/phy/
> >  obj-$(CONFIG_SPL_SATA_SUPPORT) += block/
> >  obj-$(CONFIG_SPL_USB_HOST_SUPPORT) += block/
> >  obj-$(CONFIG_SPL_MMC_SUPPORT) += block/
> > +obj-$(CONFIG_SPL_FPGA_SUPPORT) += fpga/
> >  endif
> >  
> >  ifdef CONFIG_TPL_BUILD
> > 
> Dinh

  reply	other threads:[~2017-06-28  8:17 UTC|newest]

Thread overview: 13+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-06-08  4:33 [U-Boot] [PATCH v10 0/6] Add Intel Arria 10 SoC FPGA driver tien.fong.chee at intel.com
2017-06-08  4:33 ` [U-Boot] [PATCH v10 1/6] arm: socfpga: Remove unused passing parameter of socfpga_bridges_reset tien.fong.chee at intel.com
2017-06-08  4:33 ` [U-Boot] [PATCH v10 2/6] arm: socfpga: Restructure FPGA driver in the preparation to support A10 tien.fong.chee at intel.com
2017-06-08  4:33 ` [U-Boot] [PATCH v10 3/6] arm: socfpga: Convert FPGA and FPGA_ALTERA configuration to Kconfig tien.fong.chee at intel.com
2017-06-27 14:45   ` Dinh Nguyen
2017-06-28  8:18     ` Chee, Tien Fong
2017-06-08  4:33 ` [U-Boot] [PATCH v10 4/6] arm: socfpga: Convert FPGA_SOCFPGA " tien.fong.chee at intel.com
2017-06-08  4:33 ` [U-Boot] [PATCH v10 5/6] drivers: Enable FPGA driver build on SPL tien.fong.chee at intel.com
2017-06-27  5:56   ` Dinh Nguyen
2017-06-28  8:17     ` Chee, Tien Fong [this message]
2017-06-08  4:33 ` [U-Boot] [PATCH v10 6/6] arm: socfpga: Add FPGA driver support for Arria 10 tien.fong.chee at intel.com
2017-06-27 14:56 ` [U-Boot] [PATCH v10 0/6] Add Intel Arria 10 SoC FPGA driver Dinh Nguyen
2017-06-28  8:15   ` Chee, Tien Fong

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1498637818.2717.1.camel@intel.com \
    --to=tien.fong.chee@intel.com \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox