From mboxrd@z Thu Jan  1 00:00:00 1970
From: Chee, Tien Fong <tien.fong.chee@intel.com>
Date: Wed, 28 Jun 2017 08:17:02 +0000
Subject: [U-Boot] [PATCH v10 5/6] drivers: Enable FPGA driver build on
	SPL
In-Reply-To: <2637bdcc-65a0-0f23-c07b-aad2e01afbe0@kernel.org>
References: <1496896406-3140-1-git-send-email-tien.fong.chee@intel.com>
 <1496896406-3140-6-git-send-email-tien.fong.chee@intel.com>
 <2637bdcc-65a0-0f23-c07b-aad2e01afbe0@kernel.org>
Message-ID: <1498637818.2717.1.camel@intel.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 8bit
To: u-boot@lists.denx.de

On Sel, 2017-06-27 at 00:56 -0500, Dinh Nguyen wrote:
> 
> On 06/07/2017 11:33 PM, tien.fong.chee at intel.com wrote:
> > 
> > From: Tien Fong Chee <tien.fong.chee@intel.com>
> > 
> > Enable FPGA driver build for SPL because FPGA driver is needed for
> > SPL
> > to configure and getting DDR up before loading U-boot into DDR and
> > booting from there.
> > 
> > FPGA driver build on SPL must be enabled 1st before applying patch
> > 8 to
> This message referring to "patch 8" is useless when this patch is
> applied. Please refer to a patch title.
> 
That is old message from v9 patchset, i will clean up in next version.
> 
> > 
> > avoid build failed, because fpga_manager which would be moved to
> > drivers/fpga and those functions are expected to be available in
> > SPL.
> > 
> > Signed-off-by: Tien Fong Chee <tien.fong.chee@intel.com>
> > ---
> >  drivers/Makefile | 1 +
> >  1 file changed, 1 insertion(+)
> > 
> > diff --git a/drivers/Makefile b/drivers/Makefile
> > index 64c39d3..4478212 100644
> > --- a/drivers/Makefile
> > +++ b/drivers/Makefile
> > @@ -48,6 +48,7 @@ obj-$(CONFIG_OMAP_USB_PHY) += usb/phy/
> >  obj-$(CONFIG_SPL_SATA_SUPPORT) += block/
> >  obj-$(CONFIG_SPL_USB_HOST_SUPPORT) += block/
> >  obj-$(CONFIG_SPL_MMC_SUPPORT) += block/
> > +obj-$(CONFIG_SPL_FPGA_SUPPORT) += fpga/
> >  endif
> >  
> >  ifdef CONFIG_TPL_BUILD
> > 
> Dinh