From: Chee, Tien Fong <tien.fong.chee@intel.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v12 0/8] Add Intel Arria 10 SoC FPGA driver
Date: Wed, 26 Jul 2017 05:04:38 +0000 [thread overview]
Message-ID: <1501045474.2061.0.camel@intel.com> (raw)
In-Reply-To: <e3e44bca-8c09-f16f-6a63-7f408f4a02f7@denx.de>
On Isn, 2017-07-24 at 14:09 +0200, Marek Vasut wrote:
> On 07/24/2017 07:49 AM, Chee, Tien Fong wrote:
> >
> > On Jum, 2017-07-21 at 11:06 +0200, Marek Vasut wrote:
> > >
> > > On 07/21/2017 10:22 AM, tien.fong.chee at intel.com wrote:
> > > >
> > > >
> > > > From: Tien Fong Chee <tien.fong.chee@intel.com>
> > > >
> > > > This is the 12th version of patchset to adds support for Intel
> > > > Arria 10 SoC FPGA
> > > > driver. This version mainly resolved comments from Marek in
> > > > [v11].
> > > > This series is
> > > > working on top of u-boot-socfpga.git - http://git.denx.de/u-boo
> > > > t-so
> > > > cfpga.git
> > > Sigh, this no longer applies on top of u-boot/master ; can you
> > > rebase
> > > and repost please ? I also updated u-boot-socfpga/master to match
> > > that.
> > >
> > Sure. So repost with same version 12?
> That'd be v13 ...
>
Okay, i repost again.
next prev parent reply other threads:[~2017-07-26 5:04 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-07-21 8:22 [U-Boot] [PATCH v12 0/8] Add Intel Arria 10 SoC FPGA driver tien.fong.chee at intel.com
2017-07-21 8:22 ` [U-Boot] [PATCH v12 1/8] arm: socfpga: Remove unused passing parameter of socfpga_bridges_reset tien.fong.chee at intel.com
2017-07-21 8:22 ` [U-Boot] [PATCH v12 2/8] arm: socfpga: Restructure FPGA driver in the preparation to support A10 tien.fong.chee at intel.com
2017-07-21 8:22 ` [U-Boot] [PATCH v12 3/8] kconfig: Convert FPGA and FPGA_ALTERA configuration to Kconfig tien.fong.chee at intel.com
2017-07-21 8:22 ` [U-Boot] [PATCH v12 4/8] kconfig: Convert FPGA_SOCFPGA " tien.fong.chee at intel.com
2017-07-21 8:22 ` [U-Boot] [PATCH v12 5/8] drivers: Enable FPGA driver build on SPL tien.fong.chee at intel.com
2017-07-21 8:22 ` [U-Boot] [PATCH v12 6/8] configs: Add FPGA driver config for Arria 10 tien.fong.chee at intel.com
2017-07-21 8:22 ` [U-Boot] [PATCH v12 7/8] arm: socfpga: Add FPGA driver support " tien.fong.chee at intel.com
2017-07-21 8:22 ` [U-Boot] [PATCH v12 8/8] arm: socfpga: Enable all FPGA config " tien.fong.chee at intel.com
2017-07-21 9:06 ` [U-Boot] [PATCH v12 0/8] Add Intel Arria 10 SoC FPGA driver Marek Vasut
2017-07-24 5:49 ` Chee, Tien Fong
2017-07-24 12:09 ` Marek Vasut
2017-07-25 13:41 ` chee skywind
2017-07-26 5:04 ` Chee, Tien Fong [this message]
-- strict thread matches above, loose matches on Subject: below --
2017-07-24 8:47 tien.fong.chee at intel.com
2017-07-24 12:07 ` Marek Vasut
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1501045474.2061.0.camel@intel.com \
--to=tien.fong.chee@intel.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox