From mboxrd@z Thu Jan 1 00:00:00 1970 From: See, Chin Liang Date: Thu, 22 Feb 2018 13:39:03 +0000 Subject: [U-Boot] [PATCH 1/2] arm: socfpga: cyclone5: Enable Macronix flash support In-Reply-To: References: <1519198784-3975-1-git-send-email-chin.liang.see@intel.com> <0d0db17d-8b47-4fb6-aacb-789e31936ac1@denx.de> <1519308327.2582.4.camel@intel.com> Message-ID: <1519308900.2582.8.camel@intel.com> List-Id: MIME-Version: 1.0 Content-Type: text/plain; charset="iso-8859-1" Content-Transfer-Encoding: quoted-printable To: u-boot@lists.denx.de On Thu, 2018-02-22 at 11:45 +0100, Marek Vasut wrote: > On 02/22/2018 07:29 AM, See, Chin Liang wrote: > >=20 > > On Wed, 2018-02-21 at 20:23 +0100, Marek Vasut wrote: > > >=20 > > > On 02/21/2018 08:39 AM, chin.liang.see at intel.com wrote: > > > >=20 > > > >=20 > > > > From: Chin Liang See > > > >=20 > > > > Enable Macronix flash support for Cyclone5 SoC > > > Do these boards actually have a macronix flash ? Most of the ones > > > I > > > know > > > of do not. > > Good question.=C2=A0 > >=20 > > Actually they are pin compatible and customer can replace the > > existing > > one. FYI, there seems a NOR flash shortage worldwide which lead to > > requests by customer to change the BOM list. > I'm quite sure better half of those boards won't . If you want to > enable > the SPI NORs on the devkits, fine, but the is1, sr1500 and vining are > unlikely to get a replacement memory type. Actually the way the code works is detecting JEDEC ID and associate it with correct flash drivers like Micron, Spansion or Macronix. Hence it would not yield any issue except slightly larger code. But I can take out sr1500 and vining if it yield a concern. Thanks Chin Liang >=20 > [...] >=20