From mboxrd@z Thu Jan  1 00:00:00 1970
From: See, Chin Liang <chin.liang.see@intel.com>
Date: Thu, 31 May 2018 09:56:18 +0000
Subject: [U-Boot] [PATCH] ddr: altera: Drop custom dram_bank_mmu_setup()
 on Arria10
In-Reply-To: <20180529163656.29116-1-marex@denx.de>
References: <20180529163656.29116-1-marex@denx.de>
Message-ID: <1527847025.3004.7.camel@intel.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 8bit
To: u-boot@lists.denx.de

On Tue, 2018-05-29 at 18:36 +0200, Marek Vasut wrote:
> This function was never used in SPL and the default implementation of
> dram_bank_mmu_setup() does the same thing. The only difference is the
> part which configures OCRAM as cachable, which doesn't really work as
> it covers more than the OCRAM.
> 
> Signed-off-by: Marek Vasut <marex@denx.de>
> Cc: Chin Liang See <chin.liang.see@intel.com>
> Cc: Dinh Nguyen <dinguyen@kernel.org>
> ---
>  drivers/ddr/altera/sdram_arria10.c | 25 -------------------------
>  1 file changed, 25 deletions(-)
> 


Reviewed-by: Chin Liang See <chin.liang.see@intel.com>

Thanks
Chin Liang