From: Chee, Tien Fong <tien.fong.chee@intel.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH 2/3] enable fpga loadfs
Date: Fri, 27 Jul 2018 08:57:24 +0000 [thread overview]
Message-ID: <1532681844.9578.2.camel@intel.com> (raw)
In-Reply-To: <a8351474-5b6a-2506-342a-dd8f70e711c6@denx.de>
On Thu, 2018-07-26 at 10:10 +0200, Marek Vasut wrote:
> On 07/26/2018 09:54 AM, tien.fong.chee at intel.com wrote:
> >
> > From: Tien Fong Chee <tien.fong.chee@intel.com>
> >
> > Signed-off-by: Tien Fong Chee <tien.fong.chee@intel.com>
> > ---
> > arch/arm/dts/socfpga_arria10.dtsi | 12 ++++++++++++
> > arch/arm/dts/socfpga_arria10_socdk_sdmmc.dts | 6 ++++++
> > configs/socfpga_arria10_defconfig | 12 ++++++++++++
> > 3 files changed, 30 insertions(+), 0 deletions(-)
> >
> > diff --git a/arch/arm/dts/socfpga_arria10.dtsi
> > b/arch/arm/dts/socfpga_arria10.dtsi
> > index b51febd..45aef6a 100644
> > --- a/arch/arm/dts/socfpga_arria10.dtsi
> > +++ b/arch/arm/dts/socfpga_arria10.dtsi
> > @@ -48,6 +48,12 @@
> > <0xffffc100 0x100>;
> > };
> >
> > + fs_loader0: fs-loader at 0 {
> > + u-boot,dm-pre-reloc;
> > + compatible = "u-boot,fs-loader";
> > + phandlepart = <&mmc 1>;
> Which hardware does this describe ?
> DT is hardware description ...
I agree with Simon, it still describes some hardware information
required for this whole mechanism to work although this pointer is not
represent a real hardware.
>
> >
> > + };
> [...]
next prev parent reply other threads:[~2018-07-27 8:57 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-07-26 7:54 [U-Boot] [PATCH 0/3] Example of using generic FS loader with FPGA manager tien.fong.chee at intel.com
2018-07-26 7:54 ` [U-Boot] [PATCH 1/3] ARM: socfpga: Add FPGA drivers for Arria 10 FPGA loadfs tien.fong.chee at intel.com
2018-07-26 10:27 ` Michal Simek
2018-07-26 7:54 ` [U-Boot] [PATCH 2/3] enable fpga loadfs tien.fong.chee at intel.com
2018-07-26 8:10 ` Marek Vasut
2018-07-27 8:57 ` Chee, Tien Fong [this message]
2018-07-30 13:26 ` Simon Glass
2018-07-26 7:54 ` [U-Boot] [PATCH 3/3] arm: socfpga: Add Arria 10 SoCFPGA programming interface tien.fong.chee at intel.com
2018-07-26 9:18 ` Michal Simek
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1532681844.9578.2.camel@intel.com \
--to=tien.fong.chee@intel.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox