public inbox for u-boot@lists.denx.de
 help / color / mirror / Atom feed
From: Bin Meng <bmeng.cn@gmail.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH 02/19] dm: cpu: Add timebase frequency to the platdata
Date: Tue, 13 Nov 2018 00:21:50 -0800	[thread overview]
Message-ID: <1542097327-6629-3-git-send-email-bmeng.cn@gmail.com> (raw)
In-Reply-To: <1542097327-6629-1-git-send-email-bmeng.cn@gmail.com>

This adds a timebase_freq member to the 'struct cpu_platdata', to
hold the "timebase-frequency" value in the cpu or /cpus node.

Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
---

 include/cpu.h | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/include/cpu.h b/include/cpu.h
index 367c5f4..176a276 100644
--- a/include/cpu.h
+++ b/include/cpu.h
@@ -14,6 +14,8 @@
  * @device_id:     Driver-defined device identifier
  * @family:        DMTF CPU Family identifier
  * @id:            DMTF CPU Processor identifier
+ * @timebase_freq: the current frequency at which the cpu timer timebase
+ *		   registers are updated (in HZ)
  *
  * This can be accessed with dev_get_parent_platdata() for any UCLASS_CPU
  * device.
@@ -24,6 +26,7 @@ struct cpu_platdata {
 	ulong device_id;
 	u16 family;
 	u32 id[2];
+	u32 timebase_freq;
 };
 
 /* CPU features - mostly just a placeholder for now */
-- 
2.7.4

  parent reply	other threads:[~2018-11-13  8:21 UTC|newest]

Thread overview: 62+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-11-13  8:21 [U-Boot] [PATCH 00/19] riscv: Adding RISC-V CPU and timer driver Bin Meng
2018-11-13  8:21 ` [U-Boot] [PATCH 01/19] riscv: add Kconfig entries for the code model Bin Meng
2018-11-13  8:21 ` Bin Meng [this message]
2018-11-13 20:01   ` [U-Boot] [PATCH 02/19] dm: cpu: Add timebase frequency to the platdata Simon Glass
2018-11-14  1:14     ` Bin Meng
2018-11-15 19:21       ` Simon Glass
2018-11-14 21:17   ` Auer, Lukas
2018-11-13  8:21 ` [U-Boot] [PATCH 03/19] riscv: qemu: Create a simple-bus driver for the soc node Bin Meng
2018-11-14 21:26   ` Auer, Lukas
2018-11-30  9:47     ` Bin Meng
2018-11-13  8:21 ` [U-Boot] [PATCH 04/19] cpu: Add a RISC-V CPU driver Bin Meng
2018-11-14 21:57   ` Auer, Lukas
2018-12-07 13:59     ` Bin Meng
2018-12-11  0:03       ` Auer, Lukas
2018-11-13  8:21 ` [U-Boot] [PATCH 05/19] riscv: Add a SYSCON driver for Core Local Interruptor Bin Meng
2018-11-13 14:45   ` Auer, Lukas
2018-11-14  1:48     ` Bin Meng
     [not found]       ` <752D002CFF5D0F4FA35C0100F1D73F3FA3A4925E@ATCPCS16.andestech.com>
2018-11-14  8:02         ` Rick Chen
2018-11-14 10:33       ` Auer, Lukas
2018-12-05  9:59         ` Bin Meng
2018-12-05 23:11           ` Auer, Lukas
2018-12-06 10:07             ` Bin Meng
2018-12-06 12:30               ` Auer, Lukas
2018-12-07 14:00                 ` Bin Meng
2018-12-06 14:33   ` Philipp Tomsich
2018-12-07 14:01     ` Bin Meng
2018-11-13  8:21 ` [U-Boot] [PATCH 06/19] timer: Add driver for RISC-V privileged architecture defined timer Bin Meng
2018-11-13  8:21 ` [U-Boot] [PATCH 07/19] riscv: kconfig: Allow platform to specify Kconfig options Bin Meng
2018-11-14 22:05   ` Auer, Lukas
2018-11-13  8:21 ` [U-Boot] [PATCH 08/19] riscv: Enlarge the default SYS_MALLOC_F_LEN Bin Meng
2018-11-14 22:11   ` Auer, Lukas
2018-11-13  8:21 ` [U-Boot] [PATCH 09/19] riscv: qemu: Probe cpus during boot Bin Meng
2018-11-14 22:21   ` Auer, Lukas
2018-11-30  9:48     ` Bin Meng
2018-11-13  8:21 ` [U-Boot] [PATCH 10/19] riscv: Add CSR numbers Bin Meng
2018-11-14 22:26   ` Auer, Lukas
2018-11-30  9:48     ` Bin Meng
2018-11-13  8:21 ` [U-Boot] [PATCH 11/19] riscv: Add exception codes for xcause register Bin Meng
2018-11-13  8:22 ` [U-Boot] [PATCH 12/19] riscv: Do some basic architecture level cpu initialization Bin Meng
2018-11-15 23:10   ` Auer, Lukas
2018-11-30  9:48     ` Bin Meng
2018-12-03 22:22       ` Auer, Lukas
2018-11-13  8:22 ` [U-Boot] [PATCH 13/19] riscv: Move trap handler codes to mtrap.S Bin Meng
2018-11-14 22:44   ` Auer, Lukas
2018-11-13  8:22 ` [U-Boot] [PATCH 14/19] riscv: Fix context restore before returning from trap handler Bin Meng
2018-11-14 22:46   ` Auer, Lukas
2018-11-13  8:22 ` [U-Boot] [PATCH 15/19] riscv: Return to previous privilege level after trap handling Bin Meng
2018-11-14 22:49   ` Auer, Lukas
2018-11-13  8:22 ` [U-Boot] [PATCH 16/19] riscv: Adjust the _exit_trap() position to come before handle_trap() Bin Meng
2018-11-14 22:50   ` Auer, Lukas
2018-11-13  8:22 ` [U-Boot] [PATCH 17/19] riscv: Pass correct exception code to _exit_trap() Bin Meng
2018-11-14 22:58   ` Auer, Lukas
2018-11-30  9:56     ` Bin Meng
2018-12-03 22:36       ` Auer, Lukas
2018-11-13  8:22 ` [U-Boot] [PATCH 18/19] riscv: Refactor handle_trap() a little for future extension Bin Meng
2018-11-14 23:01   ` Auer, Lukas
2018-11-13  8:22 ` [U-Boot] [PATCH 19/19] riscv: Allow U-Boot to run on hart 0 only Bin Meng
2018-11-14 23:05   ` Auer, Lukas
2018-12-03  7:58 ` [U-Boot] [PATCH 00/19] riscv: Adding RISC-V CPU and timer driver Anup Patel
2018-12-03  8:04   ` Bin Meng
2018-12-06  3:37 ` Anup Patel
2018-12-06  8:43   ` Bin Meng

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1542097327-6629-3-git-send-email-bmeng.cn@gmail.com \
    --to=bmeng.cn@gmail.com \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox