From mboxrd@z Thu Jan  1 00:00:00 1970
From: Ang, Chee Hong <chee.hong.ang@intel.com>
Date: Wed, 19 Dec 2018 04:55:08 +0000
Subject: [U-Boot] [PATCH v6 4/4] arm: socfpga: stratix10: Enable
 Stratix10 FPGA Reconfiguration
In-Reply-To: <549826fa-3b3d-aea1-9821-9d4df626fdb3@denx.de>
References: <1545123245-77250-1-git-send-email-chee.hong.ang@intel.com>
 <1545123245-77250-5-git-send-email-chee.hong.ang@intel.com>
 <549826fa-3b3d-aea1-9821-9d4df626fdb3@denx.de>
Message-ID: <1545195308.78705.5.camel@intel.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 8bit
To: u-boot@lists.denx.de

On Tue, 2018-12-18 at 18:47 +0100, Marek Vasut wrote:
> On 12/18/2018 09:54 AM, chee.hong.ang at intel.com wrote:
> > 
> > From: "Ang, Chee Hong" <chee.hong.ang@intel.com>
> > 
> > Enable Stratix10 FPGA reconfiguration support in defconfig.
> > 
> > Signed-off-by: Ang, Chee Hong <chee.hong.ang@intel.com>
> > ---
> >  configs/socfpga_stratix10_defconfig | 1 +
> >  1 file changed, 1 insertion(+)
> > 
> > diff --git a/configs/socfpga_stratix10_defconfig
> > b/configs/socfpga_stratix10_defconfig
> > index 5f3d733..155c406 100644
> > --- a/configs/socfpga_stratix10_defconfig
> > +++ b/configs/socfpga_stratix10_defconfig
> > @@ -10,6 +10,7 @@ CONFIG_NR_DRAM_BANKS=1
> >  CONFIG_BOOTDELAY=5
> >  CONFIG_SPL_SPI_LOAD=y
> >  CONFIG_HUSH_PARSER=y
> > +CONFIG_FPGA_STRATIX10=y
> >  CONFIG_SYS_PROMPT="SOCFPGA_STRATIX10 # "
> >  CONFIG_CMD_MEMTEST=y
> >  # CONFIG_CMD_FLASH is not set
> > 
> Can you send a subsequent patch which uses Kconfig imply to select
> FPGA_STRATIX10 on S10 instead of adding it in defconfig ?
Noted. Will address this in next patchsets.