public inbox for u-boot@lists.denx.de
 help / color / mirror / Atom feed
From: Chee, Tien Fong <tien.fong.chee@intel.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH 2/6] ARM: socfpga: Add FPGA drivers for Arria 10 FPGA bitstream loading
Date: Thu, 3 Jan 2019 04:51:35 +0000	[thread overview]
Message-ID: <1546491095.10047.0.camel@intel.com> (raw)
In-Reply-To: <84afe647-042c-4f55-4220-1db6a6f3e219@denx.de>

On Tue, 2019-01-01 at 21:27 +0100, Marek Vasut wrote:
> On 1/1/19 4:28 AM, Chee, Tien Fong wrote:
> > 
> > On Sun, 2018-12-30 at 16:45 +0100, Marek Vasut wrote:
> > > 
> > > On 12/30/18 9:13 AM, tien.fong.chee at intel.com wrote:
> > > > 
> > > > 
> > > > From: Tien Fong Chee <tien.fong.chee@intel.com>
> > > > 
> > > > Add FPGA driver to support program FPGA with FPGA bitstream
> > > > loading
> > > > from
> > > > filesystem. The driver are designed based on generic firmware
> > > > loader
> > > > framework. The driver can handle FPGA program operation from
> > > > loading FPGA
> > > > bitstream in flash to memory and then to program FPGA.
> > > > 
> > > > Signed-off-by: Tien Fong Chee <tien.fong.chee@intel.com>
> > > What changed from V5 in each of those patches ?
> > > 
> > I assume you are saying the v5 i had submmited in 2017.
> > 
> > The major changes i have made are:
> > 1. Stripping of the "fpga loadfs" command support layer on U-Boot
> > console because the DDR would be corrupted if FPGA is reprogrammed.
> > 2. Minor restructure and codes clean up such as understandable name
> > for
> > functions.
> > 3. Using finalized generic firmware loader interface in this
> > driver.
> This should be in the changelog.
Okay.
> 

  reply	other threads:[~2019-01-03  4:51 UTC|newest]

Thread overview: 47+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-12-30  8:13 [U-Boot] [PATCH 0/6] Add support for loading FPGA bitstream tien.fong.chee at intel.com
2018-12-30  8:13 ` [U-Boot] [PATCH 1/6] ARM: socfpga: Description on FPGA bitstream type and file name for Arria 10 tien.fong.chee at intel.com
2018-12-30 15:46   ` Marek Vasut
2019-01-01  3:10     ` Chee, Tien Fong
2019-01-01 20:27       ` Marek Vasut
2019-01-03  5:07         ` Chee, Tien Fong
2019-01-03  5:27           ` Marek Vasut
2019-01-03  5:41             ` Chee, Tien Fong
2019-01-03  7:28             ` Chee, Tien Fong
2019-01-03 20:14               ` Marek Vasut
2019-01-04  0:46                 ` Chee, Tien Fong
2019-01-04  2:10                   ` Marek Vasut
2019-01-04  2:22                     ` Chee, Tien Fong
2019-01-04  2:24                       ` Marek Vasut
2019-01-04  3:10                         ` Chee, Tien Fong
2018-12-30  8:13 ` [U-Boot] [PATCH 2/6] ARM: socfpga: Add FPGA drivers for Arria 10 FPGA bitstream loading tien.fong.chee at intel.com
2018-12-30 15:45   ` Marek Vasut
2019-01-01  3:28     ` Chee, Tien Fong
2019-01-01 20:27       ` Marek Vasut
2019-01-03  4:51         ` Chee, Tien Fong [this message]
2018-12-30  8:13 ` [U-Boot] [PATCH 3/6] ARM: socfpga: Add the configuration for FPGA SoCFPGA A10 SoCDK tien.fong.chee at intel.com
2018-12-30 15:47   ` Marek Vasut
2019-01-01  3:32     ` Chee, Tien Fong
2019-01-01 20:29       ` Marek Vasut
2019-01-03  5:36         ` Chee, Tien Fong
2019-01-03 20:15           ` Marek Vasut
2019-01-04  0:40             ` Chee, Tien Fong
2019-01-15  8:16             ` Chee, Tien Fong
2019-01-15 11:34               ` Marek Vasut
2018-12-30  8:13 ` [U-Boot] [PATCH 4/6] ARM: dts: socfpga: Add missing SDMMC reset tien.fong.chee at intel.com
2018-12-30 15:48   ` Marek Vasut
2018-12-30  8:13 ` [U-Boot] [PATCH 5/6] spl : socfpga: Implement fpga bitstream loading with socfpga loadfs tien.fong.chee at intel.com
2018-12-30 15:51   ` Marek Vasut
2019-01-01  3:39     ` Chee, Tien Fong
2019-01-01 20:31       ` Marek Vasut
2019-01-03  5:32         ` Chee, Tien Fong
2018-12-30  8:13 ` [U-Boot] [PATCH 6/6] ARM: socfpga: Synchronize the configuration for A10 SoCDK tien.fong.chee at intel.com
2018-12-30 15:54   ` Marek Vasut
2019-01-01  3:51     ` Chee, Tien Fong
2019-01-01 20:35       ` Marek Vasut
2019-01-02  8:50         ` Chee, Tien Fong
2019-01-02 14:20           ` Marek Vasut
2018-12-30 15:44 ` [U-Boot] [PATCH 0/6] Add support for loading FPGA bitstream Marek Vasut
2019-01-01  2:52   ` Chee, Tien Fong
2019-01-01 20:36     ` Marek Vasut
2019-01-03  5:33       ` Chee, Tien Fong
2019-01-03 20:16         ` Marek Vasut

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1546491095.10047.0.camel@intel.com \
    --to=tien.fong.chee@intel.com \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox