public inbox for u-boot@lists.denx.de
 help / color / mirror / Atom feed
From: Chee, Tien Fong <tien.fong.chee@intel.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH 3/6] ARM: socfpga: Add the configuration for FPGA SoCFPGA A10 SoCDK
Date: Tue, 15 Jan 2019 08:16:43 +0000	[thread overview]
Message-ID: <1547540202.10044.11.camel@intel.com> (raw)
In-Reply-To: <9309ca64-f574-f133-df23-9ca7ac6e72e0@denx.de>

On Thu, 2019-01-03 at 21:15 +0100, Marek Vasut wrote:
> On 1/3/19 6:36 AM, Chee, Tien Fong wrote:
> > 
> > On Tue, 2019-01-01 at 21:29 +0100, Marek Vasut wrote:
> > > 
> > > On 1/1/19 4:32 AM, Chee, Tien Fong wrote:
> > > > 
> > > > 
> > > > On Sun, 2018-12-30 at 16:47 +0100, Marek Vasut wrote:
> > > > > 
> > > > > 
> > > > > On 12/30/18 9:13 AM, tien.fong.chee at intel.com wrote:
> > > > > > 
> > > > > > 
> > > > > > 
> > > > > > From: Tien Fong Chee <tien.fong.chee@intel.com>
> > > > > > 
> > > > > > Update the default configuration file to enable the
> > > > > > necessary
> > > > > > functionality
> > > > > > to get the SoCFPGA loadfs driver support. This would enable
> > > > > > the
> > > > > > implementation of programming bitstream into FPGA from MMC.
> > > > > > 
> > > > > > Signed-off-by: Tien Fong Chee <tien.fong.chee@intel.com>
> > > > > > ---
> > > > > >  configs/socfpga_arria10_defconfig |    8 ++++++++
> > > > > >  1 files changed, 8 insertions(+), 0 deletions(-)
> > > > > > 
> > > > > > diff --git a/configs/socfpga_arria10_defconfig
> > > > > > b/configs/socfpga_arria10_defconfig
> > > > > > index 6ebda81..8158dbb 100644
> > > > > > --- a/configs/socfpga_arria10_defconfig
> > > > > > +++ b/configs/socfpga_arria10_defconfig
> > > > > > @@ -27,8 +27,16 @@
> > > > > > CONFIG_MTDIDS_DEFAULT="nor0=ff705000.spi.0"
> > > > > >  # CONFIG_EFI_PARTITION is not set
> > > > > >  CONFIG_DEFAULT_DEVICE_TREE="socfpga_arria10_socdk_sdmmc"
> > > > > >  CONFIG_ENV_IS_IN_MMC=y
> > > > > > +CONFIG_SPL_ENV_SUPPORT=y
> > > > > >  CONFIG_SPL_DM=y
> > > > > >  CONFIG_SPL_DM_SEQ_ALIAS=y
> > > > > > +CONFIG_SPL_DM_MMC=y
> > > > > > +CONFIG_SPL_MMC_SUPPORT=y
> > > > > > +CONFIG_SPL_EXT_SUPPORT=y
> > > > > > +CONFIG_SPL_FAT_SUPPORT=y
> > > > > > +CONFIG_SPL_DRIVERS_MISC_SUPPORT=y
> > > > > > +CONFIG_FS_FAT_MAX_CLUSTSIZE=16384
> > > > > This breaks systems with large FAT clusters. Why is this
> > > > > needed
> > > > > for
> > > > > programming the FPGA from MMC ?
> > > > This is final tuning in term of getting balance between
> > > > performance
> > > > and
> > > > SPL image size for the socdk devkit. User can change that if
> > > > they
> > > > need
> > > > large FAT cluster in their design, right?
> > > I think it'd rather make sense to fix the FAT driver to avoid
> > > statically
> > > allocating those massive buffers for big clusters. I think that
> > > can
> > > be
> > > done by allocating those on stack instead ... or mallocating
> > > them.
> > I need to explore 1st as i'm not familiar with FAT driver. Or can
> > we
> > temporary keeping this patch 1st until FAT issue is separately
> > fixed?
> Please explore this, it'll be beneficial in the long run.
There is a progress on working to move statically allocating into
dynamically allocation https://www.mail-archive.com/u-boot at lists.denx.d
e/msg308353.html . 

I quickly apply the patch and having minor fixing on it. This indeed
reduce the SPL image size, but creating overflow/corruption during
runtime. So, the problem is still not enough memory for the SPL.

I think we can add a new SPL_FAT_WRITE config to exclude the
fat_write.c from SPL, because most of the time, SPL needs very simple
FAT reading. This would help us save 64KB memory space if that's
default value for FAT cluster.

What do you think?
> 

  parent reply	other threads:[~2019-01-15  8:16 UTC|newest]

Thread overview: 47+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-12-30  8:13 [U-Boot] [PATCH 0/6] Add support for loading FPGA bitstream tien.fong.chee at intel.com
2018-12-30  8:13 ` [U-Boot] [PATCH 1/6] ARM: socfpga: Description on FPGA bitstream type and file name for Arria 10 tien.fong.chee at intel.com
2018-12-30 15:46   ` Marek Vasut
2019-01-01  3:10     ` Chee, Tien Fong
2019-01-01 20:27       ` Marek Vasut
2019-01-03  5:07         ` Chee, Tien Fong
2019-01-03  5:27           ` Marek Vasut
2019-01-03  5:41             ` Chee, Tien Fong
2019-01-03  7:28             ` Chee, Tien Fong
2019-01-03 20:14               ` Marek Vasut
2019-01-04  0:46                 ` Chee, Tien Fong
2019-01-04  2:10                   ` Marek Vasut
2019-01-04  2:22                     ` Chee, Tien Fong
2019-01-04  2:24                       ` Marek Vasut
2019-01-04  3:10                         ` Chee, Tien Fong
2018-12-30  8:13 ` [U-Boot] [PATCH 2/6] ARM: socfpga: Add FPGA drivers for Arria 10 FPGA bitstream loading tien.fong.chee at intel.com
2018-12-30 15:45   ` Marek Vasut
2019-01-01  3:28     ` Chee, Tien Fong
2019-01-01 20:27       ` Marek Vasut
2019-01-03  4:51         ` Chee, Tien Fong
2018-12-30  8:13 ` [U-Boot] [PATCH 3/6] ARM: socfpga: Add the configuration for FPGA SoCFPGA A10 SoCDK tien.fong.chee at intel.com
2018-12-30 15:47   ` Marek Vasut
2019-01-01  3:32     ` Chee, Tien Fong
2019-01-01 20:29       ` Marek Vasut
2019-01-03  5:36         ` Chee, Tien Fong
2019-01-03 20:15           ` Marek Vasut
2019-01-04  0:40             ` Chee, Tien Fong
2019-01-15  8:16             ` Chee, Tien Fong [this message]
2019-01-15 11:34               ` Marek Vasut
2018-12-30  8:13 ` [U-Boot] [PATCH 4/6] ARM: dts: socfpga: Add missing SDMMC reset tien.fong.chee at intel.com
2018-12-30 15:48   ` Marek Vasut
2018-12-30  8:13 ` [U-Boot] [PATCH 5/6] spl : socfpga: Implement fpga bitstream loading with socfpga loadfs tien.fong.chee at intel.com
2018-12-30 15:51   ` Marek Vasut
2019-01-01  3:39     ` Chee, Tien Fong
2019-01-01 20:31       ` Marek Vasut
2019-01-03  5:32         ` Chee, Tien Fong
2018-12-30  8:13 ` [U-Boot] [PATCH 6/6] ARM: socfpga: Synchronize the configuration for A10 SoCDK tien.fong.chee at intel.com
2018-12-30 15:54   ` Marek Vasut
2019-01-01  3:51     ` Chee, Tien Fong
2019-01-01 20:35       ` Marek Vasut
2019-01-02  8:50         ` Chee, Tien Fong
2019-01-02 14:20           ` Marek Vasut
2018-12-30 15:44 ` [U-Boot] [PATCH 0/6] Add support for loading FPGA bitstream Marek Vasut
2019-01-01  2:52   ` Chee, Tien Fong
2019-01-01 20:36     ` Marek Vasut
2019-01-03  5:33       ` Chee, Tien Fong
2019-01-03 20:16         ` Marek Vasut

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1547540202.10044.11.camel@intel.com \
    --to=tien.fong.chee@intel.com \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox