From: Chee, Tien Fong <tien.fong.chee@intel.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH] reset: socfpga: release more A10 peripherals out of reset
Date: Fri, 24 May 2019 11:57:21 +0000 [thread overview]
Message-ID: <1558699040.10199.4.camel@intel.com> (raw)
In-Reply-To: <CAAh8qsxeTf_0N8ixUHv7-gyiJzSyj1_QzoPS=OkLaie0x9zMFQ@mail.gmail.com>
On Fri, 2019-05-24 at 13:53 +0200, Simon Goldschmidt wrote:
> On Fri, May 24, 2019 at 1:44 PM Marek Vasut <marex@denx.de> wrote:
> >
> >
> > On 5/24/19 1:40 PM, tien.fong.chee at intel.com wrote:
> > >
> > > From: Tien Fong Chee <tien.fong.chee@intel.com>
> > >
> > > Current implementation almost release all peripherals out of
> > > reset for
> > > gen5, but A10 has more peripherals than gen5, hence this patch is
> > > required
> > > to release the rest of peripherals to support old kernels.
> > >
> > > Signed-off-by: Tien Fong Chee <tien.fong.chee@intel.com>
> > > ---
> > > drivers/reset/reset-socfpga.c | 3 +++
> > > 1 file changed, 3 insertions(+)
> > >
> > > diff --git a/drivers/reset/reset-socfpga.c b/drivers/reset/reset-
> > > socfpga.c
> > > index cb8312619f..d8b8b25fc3 100644
> > > --- a/drivers/reset/reset-socfpga.c
> > > +++ b/drivers/reset/reset-socfpga.c
> > > @@ -127,6 +127,9 @@ static int socfpga_reset_remove(struct
> > > udevice *dev)
> > > if (socfpga_reset_keep_enabled()) {
> > > puts("Deasserting all peripheral resets\n");
> > > writel(0, data->modrst_base + 4);
> > > +#if defined(CONFIG_TARGET_SOCFPGA_ARRIA10)
> > > + writel(0, data->modrst_base + 8);
> > This should be using match on compatible string.
> > Which register is this modrst_base + 8 ?
> Well, even modrst_base + 4 is not really ideal. After all,
> modrst_base is a
> dts-given offset into the rstmgr's registers, so there is not really
> a
> comptile time known constant to do this.
>
> Maybe it would be better to use an offset to the device's membase.
> However, as this is a backwards-compatibility workaround, there's no
> use to
> add this into the devicetree.
>
> And unfortunately, both gen5 and a10 use the same compatible string,
> which
> probably would have to be changed.
>
> Regards,
> Simon
This register is per1modrst, here is the link https://www.intel.com/con
tent/www/us/en/programmable/hps/arria-
10/hps.html#reg_soc_top/sfo1429890576520.html
This whole mechanism should be removed once Dinh has fixed this issue
at Linux v4.14-lts or moving to Linux v5.0 onwards.
>
> >
> >
> > >
> > > +#endif
> > > }
> > >
> > > return 0;
> > >
> >
> > --
> > Best regards,
> > Marek Vasut
next prev parent reply other threads:[~2019-05-24 11:57 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-05-24 11:40 [U-Boot] [PATCH] reset: socfpga: release more A10 peripherals out of reset tien.fong.chee at intel.com
2019-05-24 11:44 ` Marek Vasut
2019-05-24 11:53 ` Simon Goldschmidt
2019-05-24 11:57 ` Chee, Tien Fong [this message]
2019-05-24 12:00 ` Simon Goldschmidt
2019-05-24 12:16 ` Chee, Tien Fong
2019-10-09 18:26 ` Simon Goldschmidt
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1558699040.10199.4.camel@intel.com \
--to=tien.fong.chee@intel.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox