From mboxrd@z Thu Jan 1 00:00:00 1970 From: Weijie Gao Date: Fri, 5 Mar 2021 10:49:56 +0800 Subject: [PATCH] mmc: mtk-sd: increase the minimum bus frequency In-Reply-To: <27cbe088-a159-1c02-dffb-f2876ad0998a@samsung.com> References: <1614911423-27277-1-git-send-email-weijie.gao@mediatek.com> <27cbe088-a159-1c02-dffb-f2876ad0998a@samsung.com> Message-ID: <1614912596.28105.97.camel@mcddlt001> List-Id: MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit To: u-boot@lists.denx.de On Fri, 2021-03-05 at 11:44 +0900, Jaehoon Chung wrote: > Dear Waijie, > > On 3/5/21 11:30 AM, Weijie Gao wrote: > > With a 48MHz input clock, the lowest bus frequency can be as low as > > 48000000 / (4 * 4095) = 2930Hz. Such an extremely low frequency will cause > > the mmc framework take seconds to finish the initialization. > > > > Limiting the minimum bus frequency to a slightly higher value can solve the > > issue without any side effects. > > > > Signed-off-by: Weijie Gao > > --- > > drivers/mmc/mtk-sd.c | 5 +++++ > > 1 file changed, 5 insertions(+) > > > > diff --git a/drivers/mmc/mtk-sd.c b/drivers/mmc/mtk-sd.c > > index 3b9c12266a..1e1726ef31 100644 > > --- a/drivers/mmc/mtk-sd.c > > +++ b/drivers/mmc/mtk-sd.c > > @@ -232,6 +232,8 @@ > > > > #define SCLK_CYCLES_SHIFT 20 > > > > +#define MIN_BUS_CLK 260000 > > Is there any reason to define 260KHz? > According to specification, clock frequency should be chosen one of {100000, 200000, 300000, 400000}. > > How about defined one of them? This value is picked up from an old version driver (named msdc) [1]. Of course it's completely OK to change it to a standard value from the specification. [1] https://github.com/MediaTek-Labs/linkit-smart-7688-uboot/blob/master/drivers/msdc/msdc.h#L94 > > Best Regards, > Jaehoon Chung > > > + > > #define CMD_INTS_MASK \ > > (MSDC_INT_CMDRDY | MSDC_INT_RSPCRCERR | MSDC_INT_CMDTMO) > > > > @@ -1639,6 +1641,9 @@ static int msdc_drv_probe(struct udevice *dev) > > else > > cfg->f_min = host->src_clk_freq / (4 * 4095); > > > > + if (cfg->f_min < MIN_BUS_CLK) > > + cfg->f_min = MIN_BUS_CLK; > > + > > cfg->f_max = host->src_clk_freq; > > > > cfg->b_max = 1024; > > >