From mboxrd@z Thu Jan  1 00:00:00 1970
From: Gerhard Jaeger <g.jaeger@sysgo.com>
Date: Wed, 27 Jul 2005 15:26:40 +0200
Subject: [U-Boot-Users] Why is BR2/OR2 disabled for CONFIG_MPC85xx?
Message-ID: <200507271526.40127.g.jaeger@sysgo.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Hi list,

while adding support for a custom MPC8540 board, I found the following stuff in
cpu/mpc85xx/cpu_init.c:

#if !defined(CONFIG_MPC85xx)
#if defined(CFG_BR2_PRELIM) && defined(CFG_OR2_PRELIM)
	memctl->or2 = CFG_OR2_PRELIM;
	memctl->br2 = CFG_BR2_PRELIM;
#endif
#endif

Could anybody shed some light on that? It's not clear to me why 
these two registers should not be written too, when we have a
i.e. 8540 design...

Thanx in advance
Gerhard


-- 
Gerhard Jaeger <gjaeger@sysgo.com>            
SYSGO AG                      Embedded and Real-Time Software
www.sysgo.com | www.elinos.com | www.pikeos.com | www.osek.de