From mboxrd@z Thu Jan  1 00:00:00 1970
From: Stefan Roese <sr@denx.de>
Date: Tue, 6 Dec 2005 17:05:46 +0100
Subject: [U-Boot-Users] PPC405EP CPC0_PCI init vs. update
In-Reply-To: <439587D6.4010902@psyent.com>
References: <439587D6.4010902@psyent.com>
Message-ID: <200512061705.46714.sr@denx.de>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Hi Scott,

On Tuesday 06 December 2005 13:45, Scott McNutt wrote:
> In cpu/ppc4xx/start.S, the CPC0_PCI register is _initialized_,
> rather than being simply _updated_. This clears bits that are
> set during bootstrap from a serial eeprom. E.g. for the
> PerWE/PCI_INT mux, CPC0_PCI[SPE] always gets cleared.
>
> I'm proposing a simple change and would like some feedback ...
> it's not clear to me if this will cause problems for existing
> boards.
>
> Comments welcome :-)

Seems reasonable to me. I second this patch. Most likely, the current 405ep 
platforms need those bits cleared or configure them in some board specific 
code.

If nobody objects, I will check your patch in, in a few days/weeks...

Best regards,
Stefan