From: Wolfgang Denk <wd@denx.de>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v3 02/16] FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code.
Date: Wed, 27 Aug 2008 01:08:08 +0200 [thread overview]
Message-ID: <20080826230808.419AD248BF@gemini.denx.de> (raw)
In-Reply-To: <1219274578-30322-2-git-send-email-galak@kernel.crashing.org>
Dear Kumar Gala,
In message <1219274578-30322-2-git-send-email-galak@kernel.crashing.org> you wrote:
> Signed-off-by: James Yang <James.Yang@freescale.com>
> Signed-off-by: Jon Loeliger <jdl@freescale.com>
> Signed-off-by: Becky Bruce <becky.bruce@freescale.com>
> Signed-off-by: Ed Swarthout <Ed.Swarthout@freescale.com>
> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
> ---
> cpu/mpc85xx/Makefile | 9 +
> cpu/mpc86xx/Makefile | 4 +
> cpu/mpc8xxx/Makefile | 29 +
> cpu/mpc8xxx/common_timing_params.h | 55 ++
> cpu/mpc8xxx/ddr2_dimm_params.h | 86 +++
> cpu/mpc8xxx/fsl_ddr_ctrl.c | 1002 +++++++++++++++++++++++++++++++
> cpu/mpc8xxx/fsl_ddr_sdram.c | 1134 ++++++++++++++++++++++++++++++++++++
> cpu/mpc8xxx/fsl_ddr_sdram.h | 90 +++
> cpu/mpc8xxx/fsl_memctrl.h | 44 ++
> cpu/mpc8xxx/fsl_util.c | 59 ++
> cpu/mpc8xxx/memctl_options.h | 85 +++
> 11 files changed, 2597 insertions(+), 0 deletions(-)
> create mode 100644 cpu/mpc8xxx/Makefile
> create mode 100644 cpu/mpc8xxx/common_timing_params.h
> create mode 100644 cpu/mpc8xxx/ddr2_dimm_params.h
> create mode 100644 cpu/mpc8xxx/fsl_ddr_ctrl.c
> create mode 100644 cpu/mpc8xxx/fsl_ddr_sdram.c
> create mode 100644 cpu/mpc8xxx/fsl_ddr_sdram.h
> create mode 100644 cpu/mpc8xxx/fsl_memctrl.h
> create mode 100644 cpu/mpc8xxx/fsl_util.c
> create mode 100644 cpu/mpc8xxx/memctl_options.h
Applied, thanks.
Best regards,
Wolfgang Denk
--
DENX Software Engineering GmbH, MD: Wolfgang Denk & Detlev Zundel
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-10 Fax: (+49)-8142-66989-80 Email: wd at denx.de
I had the rare misfortune of being one of the first people to try and
implement a PL/1 compiler. -- T. Cheatham
next prev parent reply other threads:[~2008-08-26 23:08 UTC|newest]
Thread overview: 34+ messages / expand[flat|nested] mbox.gz Atom feed top
2008-08-20 23:22 [U-Boot] [PATCH v3 01/16] Add proper SPD definitions for DDR1/2/3 Kumar Gala
2008-08-20 23:22 ` [U-Boot] [PATCH v3 02/16] FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code Kumar Gala
2008-08-20 23:22 ` [U-Boot] [PATCH v3 03/16] FSL DDR: Add DDR1 support Kumar Gala
2008-08-20 23:22 ` [U-Boot] [PATCH v3 04/16] FSL DDR: Add DDR2 support Kumar Gala
2008-08-20 23:22 ` [U-Boot] [PATCH v3 05/16] FSL DDR: Add interactive DDR config support Kumar Gala
2008-08-20 23:22 ` [U-Boot] [PATCH v3 06/16] FSL DDR: Provide a generic fsl_ddr_sdram_set_lawbar() Kumar Gala
2008-08-20 23:22 ` [U-Boot] [PATCH v3 07/16] FSL DDR: Add e500 TLB helper for DDR code Kumar Gala
2008-08-20 23:22 ` [U-Boot] [PATCH v3 08/16] FSL DDR: Convert MPC8641HPCN to new " Kumar Gala
2008-08-20 23:22 ` [U-Boot] [PATCH v3 09/16] FSL DDR: Convert MPC8610HPCD " Kumar Gala
2008-08-20 23:22 ` [U-Boot] [PATCH v3 10/16] FSL DDR: Convert MPC8544DS " Kumar Gala
2008-08-20 23:22 ` [U-Boot] [PATCH v3 11/16] FSL DDR: Convert MPC8540ADS " Kumar Gala
2008-08-20 23:22 ` [U-Boot] [PATCH v3 12/16] FSL DDR: Convert MPC8560ADS " Kumar Gala
2008-08-20 23:22 ` [U-Boot] [PATCH v3 13/16] FSL DDR: Convert MPC8555ADS " Kumar Gala
2008-08-20 23:22 ` [U-Boot] [PATCH v3 14/16] FSL DDR: Convert MPC8541CDS " Kumar Gala
2008-08-20 23:22 ` [U-Boot] [PATCH v3 15/16] FSL DDR: Convert MPC8568MDS " Kumar Gala
2008-08-20 23:22 ` [U-Boot] [PATCH v3 16/16] FSL DDR: Convert MPC8548CDS " Kumar Gala
2008-08-26 23:13 ` Wolfgang Denk
2008-08-26 23:13 ` [U-Boot] [PATCH v3 15/16] FSL DDR: Convert MPC8568MDS " Wolfgang Denk
2008-08-26 23:13 ` [U-Boot] [PATCH v3 14/16] FSL DDR: Convert MPC8541CDS " Wolfgang Denk
2008-08-26 23:12 ` [U-Boot] [PATCH v3 13/16] FSL DDR: Convert MPC8555ADS " Wolfgang Denk
2008-08-26 23:12 ` [U-Boot] [PATCH v3 12/16] FSL DDR: Convert MPC8560ADS " Wolfgang Denk
2008-08-26 23:12 ` [U-Boot] [PATCH v3 11/16] FSL DDR: Convert MPC8540ADS " Wolfgang Denk
2008-08-26 23:11 ` [U-Boot] [PATCH v3 10/16] FSL DDR: Convert MPC8544DS " Wolfgang Denk
2008-08-26 23:11 ` [U-Boot] [PATCH v3 09/16] FSL DDR: Convert MPC8610HPCD " Wolfgang Denk
2008-08-26 23:11 ` [U-Boot] [PATCH v3 08/16] FSL DDR: Convert MPC8641HPCN " Wolfgang Denk
2008-08-26 23:10 ` [U-Boot] [PATCH v3 07/16] FSL DDR: Add e500 TLB helper for " Wolfgang Denk
2008-08-26 23:10 ` [U-Boot] [PATCH v3 06/16] FSL DDR: Provide a generic fsl_ddr_sdram_set_lawbar() Wolfgang Denk
2008-08-26 23:09 ` [U-Boot] [PATCH v3 05/16] FSL DDR: Add interactive DDR config support Wolfgang Denk
2008-08-26 23:08 ` [U-Boot] [PATCH v3 04/16] FSL DDR: Add DDR2 support Wolfgang Denk
2008-08-26 23:08 ` [U-Boot] [PATCH v3 03/16] FSL DDR: Add DDR1 support Wolfgang Denk
2008-08-26 23:08 ` Wolfgang Denk [this message]
2008-08-29 22:16 ` [U-Boot] [PATCH v3 02/16] FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code Peter Tyser
2008-08-29 23:51 ` Kumar Gala
2008-08-26 23:07 ` [U-Boot] [PATCH v3 01/16] Add proper SPD definitions for DDR1/2/3 Wolfgang Denk
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20080826230808.419AD248BF@gemini.denx.de \
--to=wd@denx.de \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox