From mboxrd@z Thu Jan  1 00:00:00 1970
From: Stefan Roese <sr@denx.de>
Date: Wed, 8 Oct 2008 11:38:04 +0200
Subject: [U-Boot] [PATCH 1/1 v2] ppc4xx: Reset and relock memory DLL
	after SDRAM_CLKTR change
In-Reply-To: <1223313373-12350-1-git-send-email-agraham@amcc.com>
References: <1223313373-12350-1-git-send-email-agraham@amcc.com>
Message-ID: <200810081138.04374.sr@denx.de>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On Monday 06 October 2008, Adam Graham wrote:
> After changing SDRAM_CLKTR phase value rerun the memory preload
> initialization sequence (INITPLR) to reset and relock the memory
> DLL. Changing the SDRAM_CLKTR memory clock phase coarse timing
> adjustment effects the phase relationship of the internal, to the
> PPC chip, and external, to the PPC chip, versions of MEMCLK_OUT.

Applied ppc4xx/master. Thanks.

Best regards,
Stefan

=====================================================================
DENX Software Engineering GmbH,     MD: Wolfgang Denk & Detlev Zundel
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: +49-8142-66989-0 Fax: +49-8142-66989-80  Email: office at denx.de
=====================================================================