From mboxrd@z Thu Jan  1 00:00:00 1970
From: Scott Wood <scottwood@freescale.com>
Date: Fri, 9 Oct 2009 13:17:57 -0500
Subject: [U-Boot] [PATCH v3 3/3] ppc/p1_p2_RDB: DDR Relocation
	support	for NAND/SD/eSPI Boot
In-Reply-To: <1255110124-19399-1-git-send-email-dipen.dudhat@freescale.com>
References: <1255110124-19399-1-git-send-email-dipen.dudhat@freescale.com>
Message-ID: <20091009181757.GA26022@loki.buserror.net>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On Fri, Oct 09, 2009 at 11:12:04PM +0530, Dipen Dudhat wrote:
> DDR support to boot from NAND/eSDHC/eSPI on P1 & P2 RDB platforms.
> Specifically this support needed when L2 Cache size is less than 512K.

If you're going to use this for eSDHC and eSPI, why is it sitting under
nand_spl?

-Scott