From mboxrd@z Thu Jan  1 00:00:00 1970
From: Stefan Roese <sr@denx.de>
Date: Mon, 19 Apr 2010 13:15:46 +0200
Subject: [U-Boot] tlbentry for U3 bit
In-Reply-To: <592919.20544.qm@web46111.mail.sp1.yahoo.com>
References: <592919.20544.qm@web46111.mail.sp1.yahoo.com>
Message-ID: <201004191315.46583.sr@denx.de>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Hi Ronny,

On Monday 19 April 2010 12:42:29 Ronny D wrote:
> I am using ppc440 based board. I have
> added one tlbentry in init.S for memctrl register with U3 bit enable.
> 
> When I check the tlb entry through
> BDI I found that U3 bit is disabled.
> 
> I have done the same thing using
> change_tlb then I have seen U3 bit enabled through BDI.
> 
> Please let me know
> 
> Is there any limitation of initS
> for setting tlbenty with U3 bit enable?

Take a look at the "tlbentry" macro (arch/ppc/include/mmu.h). As you can see, 
the TLB2 macro does not allow changing any of the Ux bits:

#define tlbentry(epn,sz,rpn,erpn,attr)\
	.long TLB0(epn,sz),TLB1(rpn,erpn),TLB2(attr)

#define TLB2(a)		((a) & 0x00000fbf)

So you need to change TLB2 if you need to set those Ux bits.

BTW: The PPC440 users manual mentions that the U3 storage attribute has no 
effect on PPC440. So I'm wondering what you are trying to achieve by setting 
this bit.

Cheers,
Stefan

--
DENX Software Engineering GmbH,      MD: Wolfgang Denk & Detlev Zundel
HRB 165235 Munich,  Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-0 Fax: (+49)-8142-66989-80 Email: office at denx.de