From mboxrd@z Thu Jan  1 00:00:00 1970
From: Stefan Roese <sr@denx.de>
Date: Mon, 19 Jul 2010 11:23:21 +0200
Subject: [U-Boot] Nor Flash SST39VF6402B cfi compliant support
In-Reply-To: <201007191104.35328.fabio.giovagnini@aurion-tech.com>
References: <201007151155.17080.fabio.giovagnini@aurion-tech.com>
	<201007190952.23306.sr@denx.de>
	<201007191104.35328.fabio.giovagnini@aurion-tech.com>
Message-ID: <201007191123.21356.sr@denx.de>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On Monday 19 July 2010 11:04:34 Fabio Giovagnini wrote:
> I Stefan. I did teh following upgrade of the fileyou suggestied to me.
> 
> #define SST39VF6402B	0x236c
> ...
> #ifdef CONFIG_SYS_FLASH_LEGACY_4Mx16
> 	{
> 		.mfr_id		= (u16)SST_MANUFACT,
> 		.dev_id		= SST39VF6402B,
> 		.name		= "SST 39VF6402B",
> 		.uaddr		= {
> 			[1] = MTD_UADDR_0x0555_0x02AA /* x16 */
> 		},
> 		.DevSize	= SIZE_4MiB,
> 		.CmdSet		= CFI_CMDSET_AMD_LEGACY,
> 		.NumEraseRegions= 1,
> 		.regions	= {
> 			ERASEINFO(0x10000,128),
> 		}
> 	},
> #endif
> 
> The flash works, but not properly.

What's exactly not working?

> My conention is A1 mcp Bus cocceted to A0 of flash chip to have 16 bit
> width for data bus. The flash datasheet tells the flash os organized in
> 128 32kword of esare sectors. So I think my setting is not correct. Is it?

Could be. IIRC, then the SST parts have 2 different erase regions, the 
"normal" ones and the smaller ones (4k???). Not sure which one is used by this 
command set. I suggest you investigate here further.
 
Cheers,
Stefan

--
DENX Software Engineering GmbH,      MD: Wolfgang Denk & Detlev Zundel
HRB 165235 Munich,  Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-0 Fax: (+49)-8142-66989-80 Email: office at denx.de