From mboxrd@z Thu Jan  1 00:00:00 1970
From: Marek Vasut <marek.vasut@gmail.com>
Date: Fri, 12 Aug 2011 12:04:06 +0200
Subject: [U-Boot] [PATCH v4] ARM926ejs: Add routines to invalidate
	D-Cache
In-Reply-To: <4E44F8F4.7030901@aribaud.net>
References: <1312944565-3279-1-git-send-email-hong.xu@atmel.com>
	<201108110930.46500.marek.vasut@gmail.com>
	<4E44F8F4.7030901@aribaud.net>
Message-ID: <201108121204.06122.marek.vasut@gmail.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On Friday, August 12, 2011 11:57:08 AM Albert ARIBAUD wrote:
> On 11/08/2011 09:30, Marek Vasut wrote:
> > That's actually not a bad idea, but we need to be definitelly 100% sure
> > it'll work for all these different v5 and v6 cores !
> 
> That's what I'm afraid of: not all v5 or v6 cores may have the same set
> of cache functions. I'll have a look at various ARMv5 based cores to get
> a feel of the risk.

Don't forget that but the usual cores produced by ARM, there are modified cores 
like Xscale core etc ... that's what sucks most
> 
> Amicalement,