From mboxrd@z Thu Jan 1 00:00:00 1970 From: Sughosh Ganu Date: Wed, 11 Jan 2012 17:41:20 +0530 Subject: [U-Boot] [PATCH 1/2 V2] arm926: Flush the data cache before disabling it. In-Reply-To: <201201111147.27746.marek.vasut@gmail.com> References: <1326133550-6706-1-git-send-email-urwithsughosh@gmail.com> <201201102107.58501.marek.vasut@gmail.com> <20120111062000.GA12234@Hardy> <201201111147.27746.marek.vasut@gmail.com> Message-ID: <20120111121120.GA3260@Hardy> List-Id: MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit To: u-boot@lists.denx.de On Wed Jan 11, 2012 at 11:47:27AM +0100, Marek Vasut wrote: > > On Tue Jan 10, 2012 at 09:07:58PM +0100, Marek Vasut wrote: > > > > The current implementation invalidates the cache instead of flushing > > > > it. This causes problems on platforms where the spl/u-boot is already > > > > loaded to the RAM, with caches enabled by a first stage bootloader. > > > > > > What platforms are affected? > > > > It is causing a problem on the hawkboard, where the spl is loaded > > directly to the RAM by a rom bootloader. We did not see this earlier > > since cpu_init_crit was not getting called due to > > CONFIG_SKIP_LOWLEVEL_INIT. > > > > -sughosh > > I see ... why don't you directly load U-Boot to DRAM then ? The rom bootloader(rbl) uses a different ecc layout from the one used by the davinci nand driver(u-boot and linux). Using rbl to load the u-boot to dram would mean that i have to use the TI's external flashing utility every time i upgrade u-boot. Also, i would not be able to flash u-boot from the kernel. -sughosh