From mboxrd@z Thu Jan  1 00:00:00 1970
From: Marek Vasut <marek.vasut@gmail.com>
Date: Fri, 3 Feb 2012 13:27:42 +0100
Subject: [U-Boot] [PATCH 1/2] i.MX28: Fix ref_cpu clock setup
In-Reply-To: <6EA3E0BCC03CC34B89B01BD57ECBC718F56DAB@POBOX.postoffice.danego.net>
References: <6EA3E0BCC03CC34B89B01BD57ECBC718F529B9@POBOX.postoffice.danego.net>
	<201202022019.08632.marek.vasut@gmail.com>
	<6EA3E0BCC03CC34B89B01BD57ECBC718F56DAB@POBOX.postoffice.danego.net>
Message-ID: <201202031327.42870.marek.vasut@gmail.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

> Hi,
> 
> > you're only writing data to the register, not clearing them. So maybe
> > some bits remain set?
> 
> The assignment will work here. There're only 8 bits, of which 6 are the
> fractional divider, one is de read-only stable indicator (unaffected by
> writes) and the last one is the gating bit.
> The assignment configures the fractional divider and clears the gating.
> 
> > Anyway, can you please submit proper patch with git send-email? Thanks!
> 
> Will do; Working on that! And you're welcome.

Awesome. So after reading your replies, let's just rename mx28_reg to 
mx28_reg_32 and introduce mx28_reg_8 for this particular problem.

M

> 
> Cheers,
> 
>         Robert.1