From mboxrd@z Thu Jan 1 00:00:00 1970 From: Marek Vasut Date: Fri, 14 Sep 2012 12:58:33 +0200 Subject: [U-Boot] [PATCH 3/4 v3] arm: Support new Xilinx Zynq platform In-Reply-To: <50530A1A.7060105@monstr.eu> References: <1347603816-24772-1-git-send-email-monstr@monstr.eu> <201209141159.19121.marex@denx.de> <50530A1A.7060105@monstr.eu> Message-ID: <201209141258.33805.marex@denx.de> List-Id: MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit To: u-boot@lists.denx.de Dear Michal Simek, > On 09/14/2012 11:59 AM, Marek Vasut wrote: > > Dear Michal Simek, > > > >> On 09/14/2012 09:50 AM, Marek Vasut wrote: > >>> Dear Michal Simek, > >>> > >>>> Add timer driver. > >>>> > >>>> Signed-off-by: Michal Simek > >>>> CC: Joe Hershberger > >>>> CC: Marek Vasut > >>>> > >>>> --- > >>>> v2: Move lowlevel_init.S from board to cpu folder > >>>> > >>>> Remove XPSS prefix > >>>> Rename XSCUTIMER -> SCUTIMER > >>>> > >>>> v3: Using clrsetbits_le32 > >>>> > >>>> Fix compilation warning > >>>> Move reset_cpu from board to cpu.c > >>>> Move lowlevel_init to cpu.c > >>> > >>> [...] > >>> > >>>> +#include > >>>> + > >>>> +inline void lowlevel_init(void) {} > >>>> + > >>>> +void reset_cpu(ulong addr) > >>>> +{ > >>>> + while (1) > >>>> + ; > >>>> +} > >>> > >>> I wonder how useful such CPU is if simple endless loop restarts it ;-) > >> > >> Don't be scared it will be fixed when slcr is ready. > > > > Nay, I was just rambling and giving you a bit of torture :-) > : > :-) > : > > What's SLCR ? > > System level control registers. For example for clock setup, unit reset, > ddr setup configuration pin setup, etc. Shouldn't that be part of this patchset then? > > Thanks, > Michal Best regards, Marek Vasut