From: Anatolij Gustschin <agust@denx.de>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH] powerpc/p2041: skip waiting for SERDES bank 3 reset done
Date: Wed, 23 Jan 2013 11:36:44 +0100 [thread overview]
Message-ID: <20130123113644.68820536@crub> (raw)
In-Reply-To: <ED492CCEAF882048BC2237DE806547C90B0A77D7@039-SN2MPN1-013.039d.mgd.msft.net>
Hello,
On Wed, 23 Jan 2013 10:17:44 +0000
Xie Shaohui-B21989 <B21989@freescale.com> wrote:
> Hello, Anatolij Gustschin,
>
> Could you please post the " bank 3 reset wait timeout" dumped by U-boot,
> I don't see this, and also the RCW dump?
currently I do not have access to the p2041rdb board, but here is the
previously captured boot log where I've seen this:
U-Boot 2011.09-00000-g2c02d1d (Oct 22 2011 - 18:31:36)
CPU0: P2041E, Version: 1.0, (0x82180110)
Core: E500MC, Version: 2.2, (0x80230022)
Clock Configuration:
CPU0:1500 MHz, CPU1:1500 MHz, CPU2:1500 MHz, CPU3:1500 MHz,
CCB:750 MHz,
DDR:666.667 MHz (1333.333 MT/s data rate) (Asynchronous), LBC:93.750 MHz
FMAN1: 583.333 MHz
PME: 375 MHz
L1: D-cache 32 kB enabled
I-cache 32 kB enabled
Board: P2041RDB, CPLD version: 4.0 vBank: 0
36-bit Addressing
Reset Configuration Word (RCW):
00000000: 12600000 00000000 241c0000 00000000
00000010: 249f40c0 c3c02000 fe800000 40000000
00000020: 00000000 00000000 00000000 d0030f07
00000030: 00000000 00000000 00000000 00000000
SERDES Reference Clocks: Bank1=100Mhz Bank2=125Mhz
I2C: ready
SPI: ready
DRAM: Initializing....using SPD
Detected UDIMM UG51U6400N8SU-ACF
2 GiB left unmapped
4 GiB (DDR3, 64-bit, CL=9, ECC off)
DDR Chip-Select Interleaving Mode: CS0+CS1
Testing 0x00000000 - 0x7fffffff
Testing 0x80000000 - 0xffffffff
Remap DDR 2 GiB left unmapped
POST memory PASSED
Flash: 128 MiB
L2: 128 KB enabled
Corenet Platform Cache: 1024 KB enabled
SERDES: timeout resetting bank 3
SRIO1: disabled
SRIO2: disabled
MMC: FSL_ESDHC: 0
EEPROM: Invalid ID (ff ff ff ff)
PCIe1: disabled
PCIe2: Root Complex, no link, regs @ 0xfe201000
PCIe2: Bus 00 - 00
PCIe3: disabled
In: serial
Out: serial
Err: serial
Net: Initializing Fman
Fman1: DTSEC3 set to unknown interface 11
Fman1: Uploading microcode version 101.8.0
PHY reset timed out
FM1 at DTSEC1, FM1 at DTSEC2, FM1 at DTSEC4, FM1 at DTSEC5, FM1 at TGEC1
Hit any key to stop autoboot: 0
Thanks,
Anatolij
next prev parent reply other threads:[~2013-01-23 10:36 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-01-23 8:48 [U-Boot] [PATCH] powerpc/p2041: skip waiting for SERDES bank 3 reset done Anatolij Gustschin
2013-01-23 10:17 ` Xie Shaohui-B21989
2013-01-23 10:36 ` Anatolij Gustschin [this message]
2013-01-24 2:33 ` Xie Shaohui-B21989
2013-01-24 8:03 ` Anatolij Gustschin
2013-01-25 8:06 ` Anatolij Gustschin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20130123113644.68820536@crub \
--to=agust@denx.de \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox