From mboxrd@z Thu Jan  1 00:00:00 1970
From: Albert ARIBAUD <albert.u.boot@aribaud.net>
Date: Mon, 4 Feb 2013 09:54:31 +0100
Subject: [U-Boot] Watchdog Handlers
In-Reply-To: <510F4D57.1070106@uurmi.com>
References: <510F4D57.1070106@uurmi.com>
Message-ID: <20130204095431.2acf1540@lilith>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Hi Gurucharan,

On Mon, 04 Feb 2013 11:25:35 +0530, Gurucharan Ch
<gurucharanch@uurmi.com> wrote:

> Hi Everyone,
> 
>                            I know how to initialise watchdog registers & 
> and how  to change delay using WLDR reg, but I'm not getting how to use 
> pre-scalar(i.e. WCLR reg), and one more thing is I want to stop the 
> counter register of watchdog after it has reached certain point I want 
> to know what is  the procedure to stop watchdog counter after 
> initialisation. Please guide me in this issue.

You haven't specified which hardware you're talking about, but anyway:
it seems like a hardware (SoC, core, architecture) question, not a
U-Boot one. Do you have the HW documentation for this watchdog module?

> Thanks & Regards,
> 
> Guru Charan

Amicalement,
-- 
Albert.