From mboxrd@z Thu Jan  1 00:00:00 1970
From: Marek Vasut <marex@denx.de>
Date: Mon, 19 Aug 2013 22:31:28 +0200
Subject: [U-Boot] Enabling L2 cache on mx53
In-Reply-To: <CAOMZO5BzV2p8XOLj4RUjZAB-uYqg+6cjRcRxd5arm38Wo-r-fQ@mail.gmail.com>
References: <CAOMZO5AgrSqkjjfg-e6QUx2c61C7-jmpn=uJFdwvOoBCVcAT1Q@mail.gmail.com>
	<201308192151.18036.marex@denx.de>
	<CAOMZO5BzV2p8XOLj4RUjZAB-uYqg+6cjRcRxd5arm38Wo-r-fQ@mail.gmail.com>
Message-ID: <201308192231.28535.marex@denx.de>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Dear Fabio Estevam,

> Hi Marek,
> 
> On Mon, Aug 19, 2013 at 4:51 PM, Marek Vasut <marex@denx.de> wrote:
> > L2CC on MX53 is enabled by setting just the L2ON and C bits in CP15,
> > there's no configuration. Not even Linux enables the L2CC on MX53, so if
> > it's not on in U- Boot, then it's not on at all (and that sucks).
> 
> This is what I have done:
> 
> --- a/arch/arm/cpu/armv7/mx5/
> lowlevel_init.S
> +++ b/arch/arm/cpu/armv7/mx5/lowlevel_init.S
> @@ -45,6 +45,11 @@
>  #endif
> 
>         mcr 15, 1, r0, c9, c0, 2
> +
> +       /* enable L2 cache */
> +       mrc 15, 0, r0, c1, c0, 1
> +       orr r0, r0, #(1 << 1)    /* enable l2 cache */
> +       mcr 15, 0, r0, c1, c0, 1
>  .endm /* init_l2cc */
> 
>  /* AIPS setup - Only setup MPROTx registers.
> 
> Anything else I am missing?

Try profiling the RX routine, maybe it's looping somewhere there for too long.

Best regards,
Marek Vasut