From mboxrd@z Thu Jan  1 00:00:00 1970
From: Marek Vasut <marex@denx.de>
Date: Wed, 4 Sep 2013 16:13:23 +0200
Subject: [U-Boot] [PATCH v2 6/7] config: arm: exynos5250: Define
	CONFIG_SYS_CACHELINE_SIZE
In-Reply-To: <1377079968-1077-7-git-send-email-gautam.vivek@samsung.com>
References: <1377079968-1077-1-git-send-email-gautam.vivek@samsung.com>
	<1377079968-1077-7-git-send-email-gautam.vivek@samsung.com>
Message-ID: <201309041613.23409.marex@denx.de>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Dear Vivek Gautam,

> XHCI stack driver needs this to align buffers to
> CacheLine boundary. So define the same to be '64'
> 
> Signed-off-by: Vivek Gautam <gautam.vivek@samsung.com>
> Cc: Julius Werner <jwerner@chromium.org>
> Cc: Simon Glass <sjg@chromium.org>
> Cc: Minkyu Kang <mk7.kang@samsung.com>
> Cc: Dan Murphy <dmurphy@ti.com>
> Cc: Marek Vasut <marex@denx.de>
> ---
>  include/configs/exynos5250-dt.h |    2 ++
>  1 files changed, 2 insertions(+), 0 deletions(-)
> 
> diff --git a/include/configs/exynos5250-dt.h
> b/include/configs/exynos5250-dt.h index 8f8f85f..86d57e3 100644
> --- a/include/configs/exynos5250-dt.h
> +++ b/include/configs/exynos5250-dt.h
> @@ -37,6 +37,8 @@
>  /* Keep L2 Cache Disabled */
>  #define CONFIG_SYS_DCACHE_OFF
> 
> +#define CONFIG_SYS_CACHELINE_SIZE	64
> +
>  /* Enable ACE acceleration for SHA1 and SHA256 */
>  #define CONFIG_EXYNOS_ACE_SHA
>  #define CONFIG_SHA_HW_ACCEL

Albert, care to apply this one separatelly?

Best regards,
Marek Vasut