From mboxrd@z Thu Jan  1 00:00:00 1970
From: Albert ARIBAUD <albert.u.boot@aribaud.net>
Date: Thu, 13 Feb 2014 15:52:35 +0100
Subject: [U-Boot] [PATCH v2] zynq: Update CLK in bdinfo
In-Reply-To: <743eb2fc7294a31589a3b03455cef83445a05e0c.1391584710.git.michal.simek@xilinx.com>
References: <743eb2fc7294a31589a3b03455cef83445a05e0c.1391584710.git.michal.simek@xilinx.com>
Message-ID: <20140213155235.6575205c@lilith>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Hi Michal,

On Wed,  5 Feb 2014 08:18:35 +0100, Michal Simek
<michal.simek@xilinx.com> wrote:

> ARM has specific clk entries which should be also setup.
> 
> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
> ---
> 
> Changes in v2:
> - Freq is expected to be in MHz
> - Use different DDR clock input
> 
>  arch/arm/cpu/armv7/zynq/clk.c | 5 +++++
>  1 file changed, 5 insertions(+)

This is assigned to me, but it seems to be V2 of
http://patchwork.ozlabs.org/patch/313199/ which was assigned to you.
Should I apply this in ARM as a standalone patch?

Amicalement,
-- 
Albert.