From mboxrd@z Thu Jan  1 00:00:00 1970
From: Marek Vasut <marex@denx.de>
Date: Sun, 20 Jul 2014 00:06:59 +0200
Subject: [U-Boot] [patch] socfpga: fix clock manager register definition
In-Reply-To: <20140719215759.GA7216@amd.pavel.ucw.cz>
References: <20140719215759.GA7216@amd.pavel.ucw.cz>
Message-ID: <201407200007.00062.marex@denx.de>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On Saturday, July 19, 2014 at 11:57:59 PM, Pavel Machek wrote:
> Structure defining clock manager hardware was wrong, leading to
> wrong registers being accessed and hang in MMC init.
> 
> This fixes structure to match hardware.
> 
> Signed-off-by: Pavel Machek <pavel@denx.de>
> 
> diff --git a/arch/arm/cpu/armv7/socfpga/clock_manager.c
> b/arch/arm/cpu/armv7/socfpga/clock_manager.c index 23d697d..0228ac8 100644
> --- a/arch/arm/cpu/armv7/socfpga/clock_manager.c
> +++ b/arch/arm/cpu/armv7/socfpga/clock_manager.c
> @@ -110,8 +110,8 @@ void cm_basic_init(const cm_config_t *cfg)
>  	 * gatting off the rest of the periperal clocks.
>  	 */
>  	writel(~CLKMGR_PERPLLGRP_EN_NANDCLK_MASK &
> -		readl(&clock_manager_base->per_pll_en),
> -		&clock_manager_base->per_pll_en);
> +		readl(&clock_manager_base->per_pll.en),
> +		&clock_manager_base->per_pll.en);

clrbits_le32() please ... and please fix globally.
[...]
Best regards,
Marek Vasut