From: Thierry Reding <thierry.reding@gmail.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH 19/23] ARM: tegra: Enable PCIe on Beaver
Date: Wed, 20 Aug 2014 11:46:08 +0200 [thread overview]
Message-ID: <20140820094607.GD15414@ulmo> (raw)
In-Reply-To: <1408525018.22441.9.camel@localhost.localdomain>
On Wed, Aug 20, 2014 at 10:56:58AM +0200, Marcel Ziswiler wrote:
> On Wed, 2014-08-20 at 08:38 +0200, Thierry Reding wrote:
> > Hehe... this should probably be i2c_write() instead. Perhaps this is on
> > by default on Beaver and Cardhu but not on the particular revision that
> > Apalis T30 uses?
>
> Well, we anyway use a completely different rail configuration but me
> just copy-pasting your read and only changing register addresses resp.
> values happens to just not wana be working (;-p).
>
> > Can you test whether things start working if you turn that into a write
> > instead?
>
> Sure, already did and it works like a beauty! You're the man!
Pretty cool.
> U-Boot SPL 2014.10-rc1-00110-gff50ce9-dirty (Aug 20 2014 - 10:14:49)
>
>
> U-Boot 2014.10-rc1-00110-gff50ce9-dirty (Aug 20 2014 - 10:14:49)
>
> TEGRA30
> Board: Toradex Apalis T30
> I2C: ready
> DRAM: 1 GiB
> MMC: Tegra SD/MMC: 0, Tegra SD/MMC: 1, Tegra SD/MMC: 2
> *** Warning - bad CRC, using default environment
>
> tegra-pcie: PCI regions:
> tegra-pcie: I/O: 0x2000000-0x2010000
> tegra-pcie: non-prefetchable memory: 0x20000000-0x30000000
> tegra-pcie: prefetchable memory: 0x30000000-0x40000000
> tegra-pcie: 4x1, 1x2 configuration
> tegra-pcie: probing port 0, using 4 lanes
> tegra-pcie: link 0 down, retrying
> tegra-pcie: link 0 down, retrying
> tegra-pcie: link 0 down, retrying
> tegra-pcie: link 0 down, ignoring
> tegra-pcie: probing port 1, using 1 lanes
> tegra-pcie: probing port 2, using 1 lanes
> In: serial
> Out: serial
> Err: serial
> Net: PCI device RTL8169#0: unknown chip version, assuming RTL-8169
> PCI device: TxConfig = 0x3F4000C0
> RTL8169#0
> Warning: RTL8169#0 using MAC address from net device
>
> Hit any key to stop autoboot: 0
> Apalis T30 # dhcp
> BOOTP broadcast 1
> DHCP client bound to address 192.168.10.5
> Using RTL8169#0 device
> TFTP from server 192.168.10.1; our IP address is 192.168.10.5
> Filename 'uImage-apalis_t30'.
> Load address: 0x80408000
> Loading:
> #################################################################
>
> #################################################################
>
> #################################################################
>
> #################################################################
> ####################################################
> 3.9 MiB/s
> done
> Bytes transferred = 4569784 (45bab8 hex)
> Apalis T30 #
Wow, 3.9 MiB/s on average. I only get around 2.0 MiB/s on all my
devices. TrimSlice is the exception with around 5.0 MiB/s. I wonder
where exactly that comes from. It's the oldest device so I'd expect
it to be the slowest too.
Thierry
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 819 bytes
Desc: not available
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20140820/4c715422/attachment.pgp>
next prev parent reply other threads:[~2014-08-20 9:46 UTC|newest]
Thread overview: 92+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-08-18 7:16 [U-Boot] [PATCH 00/23] ARM: tegra: Add PCIe support Thierry Reding
2014-08-18 7:16 ` [U-Boot] [PATCH 01/23] fdt: Add functions to query a node's #address- and #size-cells Thierry Reding
2014-08-18 17:52 ` Simon Glass
2014-08-19 10:59 ` Thierry Reding
2014-08-19 12:52 ` Simon Glass
2014-08-19 13:06 ` Thierry Reding
2014-08-23 3:03 ` Simon Glass
2014-08-23 11:26 ` Thierry Reding
2014-08-18 7:16 ` [U-Boot] [PATCH 02/23] fdt: Add a function to get the index of a string Thierry Reding
2014-08-18 17:58 ` Simon Glass
2014-08-19 11:13 ` Thierry Reding
2014-08-18 7:16 ` [U-Boot] [PATCH 03/23] fdt: Add resource parsing functions Thierry Reding
2014-08-18 18:06 ` Simon Glass
2014-08-19 11:35 ` Thierry Reding
2014-08-19 12:55 ` Simon Glass
2014-08-19 13:12 ` Thierry Reding
2014-08-19 21:28 ` Simon Glass
2014-08-20 6:36 ` Thierry Reding
2014-08-20 14:05 ` Simon Glass
2014-08-18 7:16 ` [U-Boot] [PATCH 04/23] fdt: Add a function to return PCI BDF triplet Thierry Reding
2014-08-18 18:20 ` Simon Glass
2014-08-18 7:16 ` [U-Boot] [PATCH 05/23] fdt: Add a subnodes iterator macro Thierry Reding
2014-08-18 18:11 ` Simon Glass
2014-08-19 12:22 ` Thierry Reding
2014-08-19 12:57 ` Simon Glass
2014-08-19 13:12 ` Thierry Reding
2014-08-18 7:16 ` [U-Boot] [PATCH 06/23] pci: Abort early if bus does not exist Thierry Reding
2014-08-18 7:16 ` [U-Boot] [PATCH 07/23] pci: Honour pci_skip_dev() Thierry Reding
2014-08-18 7:16 ` [U-Boot] [PATCH 08/23] Add pr_fmt() macro Thierry Reding
2014-08-18 18:24 ` Simon Glass
2014-08-19 12:27 ` Thierry Reding
2014-08-19 12:58 ` Simon Glass
2014-08-18 7:16 ` [U-Boot] [PATCH 09/23] ARM: tegra: Implement tegra_plle_enable() Thierry Reding
2014-08-20 18:12 ` Stephen Warren
2014-08-18 7:16 ` [U-Boot] [PATCH 10/23] ARM: tegra: Provide PCIEXCLK reset ID Thierry Reding
2014-08-20 18:20 ` Stephen Warren
2014-08-22 12:38 ` Thierry Reding
2014-08-18 7:16 ` [U-Boot] [PATCH 11/23] ARM: tegra: Implement powergate support Thierry Reding
2014-08-20 18:24 ` Stephen Warren
2014-08-22 13:54 ` Thierry Reding
2014-08-18 7:16 ` [U-Boot] [PATCH 12/23] ARM: tegra: Implement XUSB pad controller Thierry Reding
2014-08-20 18:32 ` Stephen Warren
2014-08-22 14:11 ` Thierry Reding
2014-08-22 14:38 ` Thierry Reding
2014-08-18 7:16 ` [U-Boot] [PATCH 13/23] ARM: tegra: Add XUSB pad controller on Tegra124 Thierry Reding
2014-08-20 18:33 ` Stephen Warren
2014-08-18 7:16 ` [U-Boot] [PATCH 14/23] ARM: tegra: Enable XUSB pad controller on Jetson TK1 Thierry Reding
2014-08-20 18:34 ` Stephen Warren
2014-08-18 7:16 ` [U-Boot] [PATCH 15/23] pci: tegra: Add Tegra PCIe driver Thierry Reding
2014-08-20 19:04 ` Stephen Warren
2014-08-22 15:24 ` Thierry Reding
2014-08-22 17:33 ` Stephen Warren
2014-08-22 19:41 ` Thierry Reding
2014-08-18 7:16 ` [U-Boot] [PATCH 16/23] ARM: tegra: Add Tegra20 PCIe device tree node Thierry Reding
2014-08-20 18:37 ` Stephen Warren
2014-08-18 7:16 ` [U-Boot] [PATCH 17/23] ARM: tegra: Enable PCIe on TrimSlice Thierry Reding
2014-08-20 18:38 ` Stephen Warren
2014-08-22 14:44 ` Thierry Reding
2014-08-18 7:16 ` [U-Boot] [PATCH 18/23] ARM: tegra: Add Tegra30 PCIe device tree node Thierry Reding
2014-08-20 18:39 ` Stephen Warren
2014-08-22 14:51 ` Thierry Reding
2014-08-18 7:16 ` [U-Boot] [PATCH 19/23] ARM: tegra: Enable PCIe on Beaver Thierry Reding
2014-08-19 13:48 ` Marcel Ziswiler
2014-08-20 6:38 ` Thierry Reding
2014-08-20 8:56 ` Marcel Ziswiler
2014-08-20 9:46 ` Thierry Reding [this message]
2014-08-20 13:13 ` Marcel Ziswiler
2014-08-20 18:43 ` Stephen Warren
2014-08-22 12:33 ` Thierry Reding
2014-08-18 7:16 ` [U-Boot] [PATCH 20/23] ARM: tegra: Enable PCIe on Cardhu Thierry Reding
2014-08-18 7:16 ` [U-Boot] [PATCH 21/23] ARM: tegra: Add GIC for Tegra124 Thierry Reding
2014-08-20 18:45 ` Stephen Warren
2014-08-18 7:16 ` [U-Boot] [PATCH 22/23] ARM: tegra: Add Tegra124 PCIe device tree node Thierry Reding
2014-08-20 18:46 ` Stephen Warren
2014-08-18 7:16 ` [U-Boot] [PATCH 23/23] ARM: tegra: Enable PCIe on Jetson TK1 Thierry Reding
2014-08-18 18:37 ` Simon Glass
2014-08-19 12:29 ` Thierry Reding
2014-08-19 13:07 ` Simon Glass
2014-08-20 18:51 ` Stephen Warren
2014-08-22 12:09 ` Thierry Reding
2014-08-22 18:50 ` Stephen Warren
2014-08-22 19:27 ` Simon Glass
2014-08-22 19:40 ` Thierry Reding
2014-08-22 20:12 ` Simon Glass
2014-08-22 22:03 ` Thierry Reding
2014-08-23 1:47 ` Simon Glass
2014-08-23 11:33 ` Thierry Reding
2014-08-20 18:54 ` Stephen Warren
2014-08-26 12:54 ` Tuomas Tynkkynen
2014-08-27 13:28 ` Thierry Reding
2014-08-27 14:34 ` Thierry Reding
2014-08-27 16:52 ` Tuomas Tynkkynen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20140820094607.GD15414@ulmo \
--to=thierry.reding@gmail.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox