From: Marek Vasut <marex@denx.de>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH 3/6] spi: Add designware master SPI DM driver used on SoCFPGA
Date: Fri, 14 Nov 2014 21:16:41 +0100 [thread overview]
Message-ID: <201411142116.41259.marex@denx.de> (raw)
In-Reply-To: <20141112175142.GC30963@amd>
On Wednesday, November 12, 2014 at 06:51:42 PM, Pavel Machek wrote:
> Hi!
>
> You tripped my spell-checker, sorry.
>
> > This patch adds the driver for the Designware master SPI controller. This
> > IP core is integrated on the Altera SoCFPGA. This implementation is a
> > driver model (DM) implementation. So multiple SPI drivers can be used.
> > Thats necessary, since SoCFPGA also integrates the Cadence QSPI
> > controller used to connect the SPI NOR flashes. Without DM, using
> > multiple SPI driver is not possible.
>
> drivers.
>
> > This driver is very loosly based on the Linux driver. Most of the
>
> loosely?
>
> > driver is removed. Only the polling loop for the transfer is really used
> > from this driver. As we don't support interrupts and DMA right now.
>
> , as
>
> > + * Very loosly based on the Linux driver version which is:
> loosely. (And citing filename here might be useful.)
I fixed the text and I placed this whole driver patchset to
u-boot-socfpga:topic/drivers/spi-20141114
Can you please fix the code so I can replace that one patch ? Or just
send me one which I can squash into this patch, either way works.
Thanks!
Best regards,
Marek Vasut
next prev parent reply other threads:[~2014-11-14 20:16 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-11-07 12:50 [U-Boot] [PATCH 0/6] arm: socfpga: Add Designware SPI support Stefan Roese
2014-11-07 12:50 ` [U-Boot] [PATCH 1/6] arm: socfpga: Add DW master SPI clock to clock_manager.c Stefan Roese
2014-11-07 15:08 ` Marek Vasut
2014-11-12 17:41 ` Pavel Machek
2014-11-07 12:50 ` [U-Boot] [PATCH 2/6] arm: socfpga: Add socfpga_spim_enable() to reset_manager.c Stefan Roese
2014-11-12 17:42 ` Pavel Machek
2014-11-16 10:47 ` Stefan Roese
2014-11-07 12:50 ` [U-Boot] [PATCH 3/6] spi: Add designware master SPI DM driver used on SoCFPGA Stefan Roese
2014-11-07 15:12 ` Marek Vasut
2014-11-07 18:01 ` Simon Glass
2014-11-12 17:51 ` Pavel Machek
2014-11-14 20:16 ` Marek Vasut [this message]
2014-11-15 13:33 ` Stefan Roese
2014-11-15 14:40 ` Marek Vasut
2014-11-07 12:50 ` [U-Boot] [PATCH 4/6] arm: socfpga: dts: Add spi0/1 dts nodes for the Designware master SPI devices Stefan Roese
2014-11-12 17:52 ` Pavel Machek
2014-11-07 12:50 ` [U-Boot] [PATCH 5/6] arm: socfpga: dts: socrates: Add spi1/2 aliases needed DM SPI probing Stefan Roese
2014-11-12 17:52 ` Pavel Machek
2014-11-07 12:50 ` [U-Boot] [PATCH 6/6] arm: socfpga: Add Designware (DW) SPI support to config header Stefan Roese
2014-11-12 17:53 ` Pavel Machek
2014-11-14 20:18 ` Marek Vasut
2014-11-15 13:35 ` Stefan Roese
2014-11-15 14:40 ` Marek Vasut
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=201411142116.41259.marex@denx.de \
--to=marex@denx.de \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox