From: Pavel Machek <pavel@denx.de>
To: u-boot@lists.denx.de
Subject: [U-Boot] SPI flash on Altera socfpga
Date: Mon, 20 Apr 2015 11:24:14 +0200 [thread overview]
Message-ID: <20150420092414.GA6549@amd> (raw)
In-Reply-To: <5534BBDF.5010606@denx.de> <201504201041.38453.marex@denx.de>
Hi!
> > I see that u-boot 2015.04 has SPI flash configured in the
> > socfpga_cyclone5_socrates.dts. But as far as I know, socdk should have
> > same SPI flash, right? Should similar dts part be enabled there, too?
> >
> > I tried to get the support to work on custom board, but was not
> > successful so far. Does it work for you, or are still some parts
> > missing?
>
> Which SPI flash are you talking about -- QSPI one or EPCS/EPCQ one ?
>
> I think Stefan got the QSPI one working. EPCQ is a bit trickier.
Datasheet mentions QSPI_IO*/CLK/SS* pins, so I assume it is QSPI.
> On 20.04.2015 10:36, Pavel Machek wrote:
> >I see that u-boot 2015.04 has SPI flash configured in the
> >socfpga_cyclone5_socrates.dts. But as far as I know, socdk should have
> >same SPI flash, right? Should similar dts part be enabled there, too?
>
> SPI NOR flash is working for me on SoCrates and another similar custom
> SOCFPGA based board just fine.
Thanks, that's useful to know.
> >I tried to get the support to work on custom board, but was not
> >successful so far. Does it work for you, or are still some parts
> >missing?
>
> Not that I know of. What are the problems that you experience?
For tests, I've used config similar to socrates, even through the
board should be more similar to socdk:
U-Boot 2015.04-rc4-00103-gef7e76c-dirty (Apr 20 2015 - 10:24:33)
CPU: Altera SoCFPGA Platform
Watchdog enabled
I2C: ready
DRAM: 256 MiB
MMC: SOCFPGA DWMMC: 0
Using default environment
In: serial
Out: serial
Err: serial
Model: EBV SOCrates
Net: dwmac.ff702000
Hit any key to stop autoboot: 0
=> sf probe
Invalid chip select 0:0 (err=-19)
SF: Failed to set up slave
Failed to initialize SPI flash at 0:0
=>
One thing that puzzles me:
./arch/arm/dts/socfpga_cyclone5_socrates.dts: flash0: n25q00 at 0 {
./arch/arm/dts/socfpga_cyclone5_socrates.dts: compatible = "n25q00";
..but I see no mention of that compatible string anywhere
else. 2013-altera u-boot used ./drivers/mtd/spi/stmicro.c to handle
it...
Best regards,
Pavel
--
(english) http://www.livejournal.com/~pavelmachek
(cesky, pictures) http://atrey.karlin.mff.cuni.cz/~pavel/picture/horses/blog.html
next prev parent reply other threads:[~2015-04-20 9:24 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-04-20 8:36 [U-Boot] SPI flash on Altera socfpga Pavel Machek
2015-04-20 8:41 ` Marek Vasut
2015-04-20 9:24 ` Pavel Machek [this message]
2015-04-20 9:43 ` Stefan Roese
2015-04-20 11:58 ` [U-Boot] SPI flash only works after sspi command (was Re: SPI flash on Altera socfpga) Pavel Machek
2015-04-22 9:19 ` [U-Boot] SPI flash on Altera socfpga Stefan Roese
2015-04-20 8:42 ` Stefan Roese
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20150420092414.GA6549@amd \
--to=pavel@denx.de \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox