From mboxrd@z Thu Jan  1 00:00:00 1970
From: Albert ARIBAUD <albert.u.boot@aribaud.net>
Date: Fri, 16 Oct 2015 07:59:06 +0200
Subject: [U-Boot] [PATCH] arm: mmu: Add missing volatile for reading
 SCTLR register
In-Reply-To: <1441765322-33308-1-git-send-email-b18965@freescale.com>
References: <1441765322-33308-1-git-send-email-b18965@freescale.com>
Message-ID: <20151016075906.773537a4@lilith>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Hello Alison,

On Wed, 9 Sep 2015 10:22:02 +0800, Alison Wang <b18965@freescale.com>
wrote:
> When building u-boot with the latest Linaro toolchain, such as
> gcc-linaro-4.9, u-boot will hang at PCIE init on LS1021A platform.
> The issue is reported on
> http://comments.gmane.org/gmane.linux.linaro.toolchain/5163.
> 
> As volatile is missing when reading SCTLR register and SCTLR is set
> according to the value read from SCTLR, it causes CR_M bit is not set.
> Then MMU is not enabled, the access to VA for PCIE fails.
> 
> This patch will add the missing volatile for reading SCTLR register.
> 
> Signed-off-by: Alison Wang <alison.wang@freescale.com>

Applied (with the commit message rewritten as discussed), thanks!

Amicalement,
-- 
Albert.