From mboxrd@z Thu Jan  1 00:00:00 1970
From: Marek Vasut <marex@denx.de>
Date: Fri, 4 Dec 2015 00:36:59 +0100
Subject: [U-Boot] [PATCH 2/2] arm: socfpga: add define for bootinfo bsel
	bit shift
In-Reply-To: <1449173238-12613-2-git-send-email-dinguyen@opensource.altera.com>
References: <1449173238-12613-1-git-send-email-dinguyen@opensource.altera.com>
 <1449173238-12613-2-git-send-email-dinguyen@opensource.altera.com>
Message-ID: <201512040036.59655.marex@denx.de>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On Thursday, December 03, 2015 at 09:07:18 PM, dinguyen at opensource.altera.com 
wrote:
> From: Dinh Nguyen <dinguyen@opensource.altera.com>
> 
> On arria5/cyclone5 parts, the bsel bits are at shift 0, while for arria10,
> the bsel bits are at shift 12. Add SYSMGR_BOOTINFO_BSEL_SHIFT define so
> that the reading the bsel can generic.
> 
> Suggested-by: Marek Vasut <marex@denx.de>
> Signed-off-by: Dinh Nguyen <dinguyen@opensource.altera.com>

Applied both, thanks.

Best regards,
Marek Vasut