From: Phil Sutter <phil@nwl.cc>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v3 03/10] axp: Fix debugging support in DDR3 write leveling
Date: Fri, 25 Dec 2015 14:41:19 +0100 [thread overview]
Message-ID: <20151225134019.72FAD6121B@mail.nwl.cc> (raw)
In-Reply-To: <1451050886-20124-1-git-send-email-phil@nwl.cc>
If MV_DEBUG_WL is defined, DEBUG_WL_S and DEBUG_WL_D macros are missing.
In addition to that, get rid of debug output printing non-existent
counter variable.
Signed-off-by: Phil Sutter <phil@nwl.cc>
---
drivers/ddr/marvell/axp/ddr3_write_leveling.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/ddr/marvell/axp/ddr3_write_leveling.c b/drivers/ddr/marvell/axp/ddr3_write_leveling.c
index df3a3df..da384f3 100644
--- a/drivers/ddr/marvell/axp/ddr3_write_leveling.c
+++ b/drivers/ddr/marvell/axp/ddr3_write_leveling.c
@@ -22,6 +22,8 @@
DEBUG_WL_FULL_S(s); DEBUG_WL_FULL_D(d, l); DEBUG_WL_FULL_S("\n")
#ifdef MV_DEBUG_WL
+#define DEBUG_WL_S(s) puts(s)
+#define DEBUG_WL_D(d, l) printf("%x", d)
#define DEBUG_RL_S(s) \
debug_cond(ddr3_get_log_level() >= MV_LOG_LEVEL_2, "%s", s)
#define DEBUG_RL_D(d, l) \
@@ -1229,8 +1231,6 @@ static int ddr3_write_leveling_single_cs(u32 cs, u32 freq, int ratio_2to1,
DEBUG_WL_FULL_D((u32) phase, 1);
DEBUG_WL_FULL_S(", Delay = ");
DEBUG_WL_FULL_D((u32) delay, 1);
- DEBUG_WL_FULL_S(", Counter = ");
- DEBUG_WL_FULL_D((u32) i, 1);
DEBUG_WL_FULL_S("\n");
/* Drive DQS high for one cycle - All data PUPs */
--
2.5.3
next prev parent reply other threads:[~2015-12-25 13:41 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <1451050886-20124-1-git-send-email-phil@nwl.cc>
2015-12-25 13:41 ` [U-Boot] [PATCH v3 01/10] drivers/pci: Fix for debug builds without CONFIG_PCI_ENUM_ONLY Phil Sutter
2016-01-13 15:12 ` Tom Rini
2015-12-25 13:41 ` [U-Boot] [PATCH v3 02/10] README: Review the u-boot porting guide list Phil Sutter
2016-01-13 15:12 ` Tom Rini
2015-12-25 13:41 ` Phil Sutter [this message]
2016-01-13 15:12 ` [U-Boot] [PATCH v3 03/10] axp: Fix debugging support in DDR3 write leveling Tom Rini
2015-12-25 13:41 ` [U-Boot] [PATCH v3 04/10] drivers/pci/pci_mvebu: Fix for boards with X4 lanes Phil Sutter
2016-01-13 15:13 ` Tom Rini
2015-12-25 13:41 ` [U-Boot] [PATCH v3 05/10] mvebu: axp: refactor board_sat_r_get() and caller Phil Sutter
2016-01-13 15:13 ` Tom Rini
2015-12-25 13:41 ` [U-Boot] [PATCH v3 06/10] mvebu: Introduce kconfig symbols for SoC variants Phil Sutter
2016-01-13 15:13 ` Tom Rini
2015-12-25 13:41 ` [U-Boot] [PATCH v3 07/10] mvebu: axp: Rename MV_DDR_32BIT to CONFIG_DDR_32BIT Phil Sutter
2016-01-13 15:13 ` Tom Rini
2015-12-25 13:41 ` [U-Boot] [PATCH v3 08/10] mvebu: Add rudimental MV78230 support Phil Sutter
2016-01-13 15:13 ` Tom Rini
2015-12-25 13:41 ` [U-Boot] [PATCH v3 09/10] mvebu: Support Synology DS414 Phil Sutter
2016-01-13 15:13 ` Tom Rini
2016-01-13 15:24 ` Stefan Roese
2016-01-13 15:41 ` Tom Rini
2015-12-25 13:41 ` [U-Boot] [PATCH v3 10/10] mvebu: ds414: Implement Synology specific command set Phil Sutter
2016-01-13 8:17 ` Stefan Roese
2016-01-13 9:42 ` Phil Sutter
2016-01-13 15:16 ` Tom Rini
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20151225134019.72FAD6121B@mail.nwl.cc \
--to=phil@nwl.cc \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox