From: Chen-Yu Tsai <wens@csie.org>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH 01/10] ARM: PSCI: Set ARMV7_PSCI_NR_CPUS default to 8 for sun9i/A80
Date: Wed, 9 Nov 2016 18:21:27 +0800 [thread overview]
Message-ID: <20161109102136.13479-2-wens@csie.org> (raw)
In-Reply-To: <20161109102136.13479-1-wens@csie.org>
The A80 is a big.LITTLE SoC with 4x Cortex-A7 in cluster 0 and 4x
Cortex-A15 in cluster 1.
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
---
arch/arm/cpu/armv7/Kconfig | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/arm/cpu/armv7/Kconfig b/arch/arm/cpu/armv7/Kconfig
index b9c4f4e79b9b..e37f1f328a34 100644
--- a/arch/arm/cpu/armv7/Kconfig
+++ b/arch/arm/cpu/armv7/Kconfig
@@ -44,6 +44,7 @@ config ARMV7_PSCI
config ARMV7_PSCI_NR_CPUS
int "Maximum supported CPUs for PSCI"
depends on ARMV7_NONSEC
+ default 8 if MACH_SUN9I
default 4
help
The maximum number of CPUs supported in the PSCI firmware.
--
2.10.2
next prev parent reply other threads:[~2016-11-09 10:21 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-11-09 10:21 [U-Boot] [PATCH 00/10] sunxi: Add basic PSCI support to enable SMP on the A80's first cluster Chen-Yu Tsai
2016-11-09 10:21 ` Chen-Yu Tsai [this message]
2016-11-13 19:05 ` [U-Boot] [PATCH 01/10] ARM: PSCI: Set ARMV7_PSCI_NR_CPUS default to 8 for sun9i/A80 Hans de Goede
2016-11-09 10:21 ` [U-Boot] [PATCH 02/10] sunxi: Add CCI-400 and CPUCFG registers base address " Chen-Yu Tsai
2016-11-13 19:06 ` Hans de Goede
2016-11-09 10:21 ` [U-Boot] [PATCH 03/10] sunxi: Add base address of secure SRAM B " Chen-Yu Tsai
2016-11-13 19:06 ` Hans de Goede
2016-11-09 10:21 ` [U-Boot] [PATCH 04/10] sunxi: Use secure SRAM B for secure RAM " Chen-Yu Tsai
2016-11-13 19:06 ` Hans de Goede
2016-11-09 10:21 ` [U-Boot] [PATCH 05/10] sunxi: Add PRCM register definition " Chen-Yu Tsai
2016-11-13 19:07 ` Hans de Goede
2016-11-09 10:21 ` [U-Boot] [PATCH 06/10] sunxi: Add CPUCFG register definitions " Chen-Yu Tsai
2016-11-13 19:07 ` Hans de Goede
2016-11-09 10:21 ` [U-Boot] [PATCH 07/10] sunxi: Add support for TZPC on sun9i/A80 Chen-Yu Tsai
2016-11-13 19:07 ` Hans de Goede
2016-11-09 10:21 ` [U-Boot] [PATCH 08/10] sunxi: Add basic PSCI implementation for A80 Chen-Yu Tsai
2016-11-13 19:07 ` Hans de Goede
2016-11-09 10:21 ` [U-Boot] [PATCH 09/10] sunxi: Enable PSCI on sun9i/A80 Chen-Yu Tsai
2016-11-13 19:08 ` Hans de Goede
2017-04-03 12:13 ` Jagan Teki
2017-04-03 12:17 ` Chen-Yu Tsai
2016-11-09 10:21 ` [U-Boot] [PATCH 10/10] sunxi: Add PSCI core power off support for A80's first cluster Chen-Yu Tsai
2016-11-09 10:38 ` [U-Boot] [PATCH 00/10] sunxi: Add basic PSCI support to enable SMP on the " Hans de Goede
2016-11-09 10:54 ` Chen-Yu Tsai
2016-11-14 11:21 ` Chen-Yu Tsai
2017-01-25 10:40 ` Chen-Yu Tsai
2017-01-26 22:44 ` Rask Ingemann Lambertsen
[not found] ` <CAD6G_RQ4KSH2HpwQKzv7U_1e1K72XNXJ3esMt+nhrU7Z_Ybg=Q@mail.gmail.com>
2017-05-02 10:50 ` Jagan Teki
2017-05-02 11:00 ` Chen-Yu Tsai
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20161109102136.13479-2-wens@csie.org \
--to=wens@csie.org \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox