From: Andes <uboot@andestech.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH 6/9] riscv: ax25: Add platform-specific Kconfig options
Date: Tue, 19 Mar 2019 17:07:47 +0800 [thread overview]
Message-ID: <20190319090750.8923-7-uboot@andestech.com> (raw)
In-Reply-To: <20190319090750.8923-1-uboot@andestech.com>
From: Rick Chen <rick@andestech.com>
Add ax25 RISC-V platform-specific Kconfig options, to include
CPU and timer drivers.
Signed-off-by: Rick Chen <rick@andestech.com>
Cc: Greentime Hu <greentime@andestech.com>
---
arch/riscv/cpu/ax25/Kconfig | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/arch/riscv/cpu/ax25/Kconfig b/arch/riscv/cpu/ax25/Kconfig
index e9dbca2..0901709 100644
--- a/arch/riscv/cpu/ax25/Kconfig
+++ b/arch/riscv/cpu/ax25/Kconfig
@@ -1,5 +1,11 @@
config RISCV_NDS
bool
+ select ARCH_EARLY_INIT_R
+ imply CPU
+ imply CPU_RISCV
+ imply RISCV_TIMER
+ imply NDS_PLIC if RISCV_MMODE
+ imply NDS_PLMT if RISCV_MMODE
help
Run U-Boot on AndeStar V5 platforms and use some specific features
which are provided by Andes Technology AndeStar V5 families.
--
2.7.4
next prev parent reply other threads:[~2019-03-19 9:07 UTC|newest]
Thread overview: 38+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-03-19 9:07 [U-Boot] [PATCH 0/9] AE350 SMP support RISC-V Andes
2019-03-19 9:07 ` [U-Boot] [PATCH 1/9] riscv: ax25: Create a simple-bus driver for the soc node Andes
2019-03-20 7:22 ` Bin Meng
2019-03-21 6:49 ` Rick Chen
2019-03-21 7:01 ` Bin Meng
2019-03-21 8:28 ` Rick Chen
2019-03-21 8:49 ` Bin Meng
2019-03-21 9:01 ` Rick Chen
2019-03-21 9:16 ` Bin Meng
2019-04-10 9:05 ` Rick Chen
2019-04-10 9:21 ` Auer, Lukas
2019-04-10 9:30 ` Rick Chen
2019-03-19 9:07 ` [U-Boot] [PATCH 2/9] riscv: Add a SYSCON driver for Andestech's PLIC Andes
2019-03-20 7:22 ` Bin Meng
2019-03-21 7:04 ` Rick Chen
2019-03-21 7:32 ` Bin Meng
2019-03-21 8:39 ` Rick Chen
2019-03-21 16:24 ` Troy Benjegerdes
2019-03-19 9:07 ` [U-Boot] [PATCH 3/9] riscv: Add a SYSCON driver for Andestech's PLMT Andes
2019-03-20 7:22 ` Bin Meng
2019-03-21 8:41 ` Rick Chen
2019-03-19 9:07 ` [U-Boot] [PATCH 4/9] riscv: ae350: initialize PLIC Andes
2019-03-19 9:07 ` [U-Boot] [PATCH 5/9] riscv: ae350: disable ATCPIT100 timer Andes
2019-03-20 7:22 ` Bin Meng
2019-03-19 9:07 ` Andes [this message]
2019-03-20 7:22 ` [U-Boot] [PATCH 6/9] riscv: ax25: Add platform-specific Kconfig options Bin Meng
2019-03-19 9:07 ` [U-Boot] [PATCH 7/9] riscv: ax25: Andes specific cache shall only support in M-mode Andes
2019-03-20 7:22 ` Bin Meng
2019-03-21 8:42 ` Rick Chen
2019-03-19 9:07 ` [U-Boot] [PATCH 8/9] riscv: dts: ae350 support SMP Andes
2019-03-20 7:22 ` Bin Meng
2019-03-21 8:51 ` Rick Chen
2019-03-21 9:15 ` Bin Meng
2019-03-21 9:38 ` Rick Chen
2019-03-21 10:12 ` Bin Meng
2019-03-21 10:16 ` Rick Chen
2019-03-19 9:07 ` [U-Boot] [PATCH 9/9] riscv: ae350: enable SMP Andes
2019-03-20 7:22 ` Bin Meng
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190319090750.8923-7-uboot@andestech.com \
--to=uboot@andestech.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox