From: Ley Foon Tan <ley.foon.tan@intel.com>
To: u-boot@lists.denx.de
Subject: [PATCH v2 3/3] arm: socfpga: arria10: Enable cache driver in SPL
Date: Tue, 7 Apr 2020 15:43:14 +0800 [thread overview]
Message-ID: <20200407074314.23764-4-ley.foon.tan@intel.com> (raw)
In-Reply-To: <20200407074314.23764-1-ley.foon.tan@intel.com>
Adding "u-boot,dm-pre-reloc" and enable CONFIG_SPL_CACHE
to enable cache driver in SPL.
This fixed error below in SPL:
cache controller driver NOT found!
Signed-off-by: Ley Foon Tan <ley.foon.tan@intel.com>
---
v2: Enable SPL_CACHE in Kconfig instead of defconfig.
---
arch/arm/dts/socfpga_arria10-u-boot.dtsi | 4 ++++
arch/arm/mach-socfpga/Kconfig | 1 +
2 files changed, 5 insertions(+)
diff --git a/arch/arm/dts/socfpga_arria10-u-boot.dtsi b/arch/arm/dts/socfpga_arria10-u-boot.dtsi
index 0db358cf1f2b..6ff1ea6e5eb7 100644
--- a/arch/arm/dts/socfpga_arria10-u-boot.dtsi
+++ b/arch/arm/dts/socfpga_arria10-u-boot.dtsi
@@ -73,6 +73,10 @@
reset-names = "i2c";
};
+&L2 {
+ u-boot,dm-pre-reloc;
+};
+
&l4_mp_clk {
u-boot,dm-pre-reloc;
};
diff --git a/arch/arm/mach-socfpga/Kconfig b/arch/arm/mach-socfpga/Kconfig
index 38d6c1b2ba32..a3699e82a19e 100644
--- a/arch/arm/mach-socfpga/Kconfig
+++ b/arch/arm/mach-socfpga/Kconfig
@@ -46,6 +46,7 @@ config TARGET_SOCFPGA_ARRIA10
bool
select SPL_ALTERA_SDRAM
select SPL_BOARD_INIT if SPL
+ select SPL_CACHE if SPL
select CLK
select SPL_CLK if SPL
select DM_I2C
--
2.19.0
next prev parent reply other threads:[~2020-04-07 7:43 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-04-07 7:43 [PATCH v2 0/3] arm: socfpga: arria10: Update device tree Ley Foon Tan
2020-04-07 7:43 ` [PATCH v2 1/3] arm: dts: arria10: Move uboot specific properties to u-boot.dtsi Ley Foon Tan
2020-04-08 5:56 ` Simon Goldschmidt
2020-04-07 7:43 ` [PATCH v2 2/3] arm: dts: arria10: Update dtsi/dts from Linux Ley Foon Tan
2020-04-08 5:56 ` Simon Goldschmidt
2020-04-07 7:43 ` Ley Foon Tan [this message]
2020-04-08 5:56 ` [PATCH v2 3/3] arm: socfpga: arria10: Enable cache driver in SPL Simon Goldschmidt
2020-04-08 13:25 ` [PATCH v2 0/3] arm: socfpga: arria10: Update device tree Marek Vasut
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200407074314.23764-4-ley.foon.tan@intel.com \
--to=ley.foon.tan@intel.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox