From: Bin Meng <bmeng.cn@gmail.com>
To: Rick Chen <rick@andestech.com>, Leo <ycliang@andestech.com>,
U-Boot Mailing List <u-boot@lists.denx.de>
Subject: [PATCH 5/5] riscv: ae350: dts: Add missing "u-boot, dm-spl" for SPL config
Date: Fri, 4 Jun 2021 13:51:13 +0800 [thread overview]
Message-ID: <20210604055113.3630286-5-bmeng.cn@gmail.com> (raw)
In-Reply-To: <20210604055113.3630286-1-bmeng.cn@gmail.com>
At present the AE350 SPL defconfig is using OF_PRIOR_STAGE. The
intention was to use gdb to load device tree before running U-Boot
SPL/proper from RAM. When we switch to OF_SEPARATE we will have to
use our own DT but without "u-boot,dm-spl" in several essential
nodes, SPL does not boot.
Let's add all the required "u-boot,dm-spl" for SPL config.
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
---
arch/riscv/dts/ae350-u-boot.dtsi | 52 ++++++++++++++++++++++++++++++++
arch/riscv/dts/ae350_32.dts | 1 +
arch/riscv/dts/ae350_64.dts | 1 +
3 files changed, 54 insertions(+)
create mode 100644 arch/riscv/dts/ae350-u-boot.dtsi
diff --git a/arch/riscv/dts/ae350-u-boot.dtsi b/arch/riscv/dts/ae350-u-boot.dtsi
new file mode 100644
index 0000000000..0d4201cfae
--- /dev/null
+++ b/arch/riscv/dts/ae350-u-boot.dtsi
@@ -0,0 +1,52 @@
+// SPDX-License-Identifier: (GPL-2.0 OR MIT)
+
+/ {
+ cpus {
+ u-boot,dm-spl;
+ CPU0: cpu@0 {
+ u-boot,dm-spl;
+ CPU0_intc: interrupt-controller {
+ u-boot,dm-spl;
+ };
+ };
+ CPU1: cpu@1 {
+ u-boot,dm-spl;
+ CPU1_intc: interrupt-controller {
+ u-boot,dm-spl;
+ };
+ };
+ CPU2: cpu@2 {
+ u-boot,dm-spl;
+ CPU2_intc: interrupt-controller {
+ u-boot,dm-spl;
+ };
+ };
+ CPU3: cpu@3 {
+ u-boot,dm-spl;
+ CPU3_intc: interrupt-controller {
+ u-boot,dm-spl;
+ };
+ };
+ };
+
+ memory@0 {
+ u-boot,dm-spl;
+ };
+
+ soc {
+ u-boot,dm-spl;
+
+ plic1: interrupt-controller@e6400000 {
+ u-boot,dm-spl;
+ };
+
+ plmt0@e6000000 {
+ u-boot,dm-spl;
+ };
+ };
+
+ serial0: serial@f0300000 {
+ u-boot,dm-spl;
+ };
+
+};
diff --git a/arch/riscv/dts/ae350_32.dts b/arch/riscv/dts/ae350_32.dts
index 70576846f2..083f676333 100644
--- a/arch/riscv/dts/ae350_32.dts
+++ b/arch/riscv/dts/ae350_32.dts
@@ -3,6 +3,7 @@
/dts-v1/;
#include "binman.dtsi"
+#include "ae350-u-boot.dtsi"
/ {
#address-cells = <1>;
diff --git a/arch/riscv/dts/ae350_64.dts b/arch/riscv/dts/ae350_64.dts
index 564e94a1db..74cff9122d 100644
--- a/arch/riscv/dts/ae350_64.dts
+++ b/arch/riscv/dts/ae350_64.dts
@@ -3,6 +3,7 @@
/dts-v1/;
#include "binman.dtsi"
+#include "ae350-u-boot.dtsi"
/ {
#address-cells = <2>;
--
2.25.1
next prev parent reply other threads:[~2021-06-04 5:51 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-06-04 5:51 [PATCH 1/5] riscv: ae350: dts: Add SPDX license header Bin Meng
2021-06-04 5:51 ` [PATCH 2/5] riscv: ae350: dts: Remove the unnecessary space in bootargs Bin Meng
[not found] ` <752D002CFF5D0F4FA35C0100F1D73F3FE5EA8768@ATCPCS12.andestech.com>
2021-06-09 6:56 ` Rick Chen
2021-06-15 15:58 ` Leo Liang
2021-06-04 5:51 ` [PATCH 3/5] riscv: ae350: dts: Remove the unnecessary #address-cells in plic nodes Bin Meng
[not found] ` <752D002CFF5D0F4FA35C0100F1D73F3FE5EA9B61@ATCPCS12.andestech.com>
2021-06-15 5:32 ` Rick Chen
2021-06-15 15:59 ` Leo Liang
2021-06-04 5:51 ` [PATCH 4/5] riscv: ae350: dts: Fix #interrupt-cells for plic0 in 32-bit Bin Meng
[not found] ` <752D002CFF5D0F4FA35C0100F1D73F3FE5EA9B6E@ATCPCS12.andestech.com>
2021-06-15 5:33 ` Rick Chen
2021-06-15 16:00 ` Leo Liang
2021-06-04 5:51 ` Bin Meng [this message]
[not found] ` <752D002CFF5D0F4FA35C0100F1D73F3FE5EA8783@ATCPCS12.andestech.com>
2021-06-09 7:06 ` [PATCH 5/5] riscv: ae350: dts: Add missing "u-boot,dm-spl" for SPL config Rick Chen
2021-06-09 7:20 ` Bin Meng
2021-06-12 13:30 ` Rick Chen
2021-06-12 14:33 ` Bin Meng
2021-06-15 3:19 ` Rick Chen
2021-06-08 8:41 ` [PATCH 1/5] riscv: ae350: dts: Add SPDX license header Bin Meng
2021-06-11 3:30 ` Leo Liang
[not found] ` <752D002CFF5D0F4FA35C0100F1D73F3FE5EA7FD5@ATCPCS12.andestech.com>
2021-06-15 3:33 ` Rick Chen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210604055113.3630286-5-bmeng.cn@gmail.com \
--to=bmeng.cn@gmail.com \
--cc=rick@andestech.com \
--cc=u-boot@lists.denx.de \
--cc=ycliang@andestech.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox