From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.9 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,MSGID_FROM_MTA_HEADER,SPF_HELO_NONE,SPF_PASS, UNWANTED_LANGUAGE_BODY,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 2CBFFC07E9A for ; Mon, 12 Jul 2021 20:14:54 +0000 (UTC) Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 68A08611CB for ; Mon, 12 Jul 2021 20:14:53 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 68A08611CB Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=sancloud.com Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 76E6C82E41; Mon, 12 Jul 2021 22:14:42 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=sancloud.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (1024-bit key; unprotected) header.d=sancloud.onmicrosoft.com header.i=@sancloud.onmicrosoft.com header.b="b9uOdFJo"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 23D1E82E55; Mon, 12 Jul 2021 22:14:38 +0200 (CEST) Received: from GBR01-CWL-obe.outbound.protection.outlook.com (mail-cwlgbr01on070c.outbound.protection.outlook.com [IPv6:2a01:111:f400:fe14::70c]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 3C7BA80A22 for ; Mon, 12 Jul 2021 22:14:35 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=sancloud.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=paul.barker@sancloud.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=DJbQrwkUCht7mVE33rxI2TbNbiBBCVQcCS/qnrHzUAwqTCBzBvcP45+QuZmhNRKT6Vok56Wgwu6pGrxWmjQsO78wcYyaXB7gva/EM779uS+tO3Ghmry6Xea+rnDzYb8BWvjQaUPiAPpOcypxa8KhdLiUdzUkKFxpWZzKpt7uzOUijvqE39JfzbQEBx57lJqx9e3vgqmThvAraQSG3Ul2g82oNwjwkMCybPfQ1MaC1L48JFAFQKNZD2yYw0vQMT3kn9kxLA50l1sAF5Iu81ZRr3nULFe6SXVsEHHTIDjvJBfonTyExfusWHkhJWvPMhJ1cz5Mulx2QZ+wMB0PnKqCBg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=f+eSYpEHdeB9c2DIOP7FhH2Z6LucHcYLWcOs2NjVgWY=; b=IpFk5T6OcQe0rcXk+/qcEZp9xB4An2Asi+s50qhNcmxs7kKZGGUVb8n9noP/b0BQ97Xc2LgdecrGYt7dYiUw2vywlxBskWg2XYN/SHf2z+w4WxUChznBPSpekq7IH1o/VhkBE0VYKAUBvWxJiAn4w3+t2BUcaR3RZj0USWBg7l13dex+2js7uNWRzZsMfS+H2Wr5iHtiufUFGqjagYw2jSPFRyo71MZWqrI7W3fQwM36jgXIelbPrivGJf6M3GXPeStX+ZSMtqr98i+z8Bxji6rgRiT4VMrSR5eY8z1e8saYCrqvhv7GRdBqTj2Ia7+KUuBdtiMAwNtTO3sap/ES2w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=sancloud.com; dmarc=pass action=none header.from=sancloud.com; dkim=pass header.d=sancloud.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sancloud.onmicrosoft.com; s=selector2-sancloud-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=f+eSYpEHdeB9c2DIOP7FhH2Z6LucHcYLWcOs2NjVgWY=; b=b9uOdFJomdH5BZ+8NxnD5yjzIxCLVT7SN4/ThovRPIq4szxwKS+z4+kwiV3WHcFg1WM6C2xMJIK1BlLVDOU654XMGkEp6BeFE3HijeYFvKacSdTM4+15EQhqhyctV5BNKJeA+eIbQrZK/vMxOht5CAy3bsbkb7/moUr4GVvaAxk= Authentication-Results: konsulko.com; dkim=none (message not signed) header.d=none;konsulko.com; dmarc=none action=none header.from=sancloud.com; Received: from CWXP123MB2248.GBRP123.PROD.OUTLOOK.COM (2603:10a6:401:7e::18) by CWLP123MB4417.GBRP123.PROD.OUTLOOK.COM (2603:10a6:400:ea::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4308.23; Mon, 12 Jul 2021 20:14:34 +0000 Received: from CWXP123MB2248.GBRP123.PROD.OUTLOOK.COM ([fe80::6120:17d4:90c8:fe4]) by CWXP123MB2248.GBRP123.PROD.OUTLOOK.COM ([fe80::6120:17d4:90c8:fe4%7]) with mapi id 15.20.4308.027; Mon, 12 Jul 2021 20:14:34 +0000 From: Paul Barker To: Tom Rini , Peter Robinson , Lokesh Vutla Cc: Paul Barker , u-boot@lists.denx.de Subject: [PATCH v2 1/5] dt-bindings: Resync omap & am33xx pinctrl bindings Date: Mon, 12 Jul 2021 21:14:08 +0100 Message-Id: <20210712201412.13306-2-paul.barker@sancloud.com> X-Mailer: git-send-email 2.26.2 In-Reply-To: <20210712201412.13306-1-paul.barker@sancloud.com> References: <20210712201412.13306-1-paul.barker@sancloud.com> Content-Transfer-Encoding: 8bit Content-Type: text/plain X-ClientProxiedBy: LO4P123CA0267.GBRP123.PROD.OUTLOOK.COM (2603:10a6:600:194::20) To CWXP123MB2248.GBRP123.PROD.OUTLOOK.COM (2603:10a6:401:7e::18) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 Received: from owl.home.b5net.uk (80.7.160.81) by LO4P123CA0267.GBRP123.PROD.OUTLOOK.COM (2603:10a6:600:194::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4308.19 via Frontend Transport; Mon, 12 Jul 2021 20:14:33 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: e3792610-abf7-4c7c-91ee-08d94571aa37 X-MS-TrafficTypeDiagnostic: CWLP123MB4417: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:530; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: eZwOqK8N+PwrERtRAaiCp682W+trOyIz3vYxaDMItTKM7OsZvOb9cplbrzHgMB5w0M7dIOCv7pO4T2rnw+NEtt1daViI1rydvkMwqssWTBC/102PJlFn+dHHKp8BPwwjHlXCyIDH5/C63Pb/PoNY25Xr1tOliG1CjYMZpRLTl0tz14ZsYcADJrwNlONiGP/bOtsJJeg/D5CsHeXeN+kHbEwLZ003mt8XmwzzDyMgjO6D8ZugawdRHbh02I1vtyhXzSyUUDm9q9SrErnIeXuE8aXLQUfFdwtOcu9VgwUCzxucNAH5GkKxDO2pSsN85+cIC/ukxf8yk+4HGy1a6lpESOChgENHen1tqksqQfYgfKW7Ta4ujEEC1KLYglX2M+YaOnqCraIKe9B27MTGkYEuZm/3Czo7hOtG6g0gvppVaLIb4J6+GEDA7/nQKOc6dAJhirswWg7n0UsYaDwoH9Io7Y6utA34puvoG+cvhtBjg/ZQAA4yXmDpwYrMsOrugKY6A9APt2tsLuQc/qeh0f1DizdpsHFqbTHAxNHttX1vwNtU5DsTNOv6M6DtuEUcQip/oLZDRHSPgUsW2Qv6BNapNmB8t5fnHKd3Qgr/WySs9N6TcKwqfdA05ynJpmHUvaltX4Mg+FWXP3ZZNJBpLijdOXPC+nfOBRMjbnn4WMHZ0cPFYJfoJ7yQmIxa/huk5mk5aDMHwXE6hRKP2w3M2ahBZw== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CWXP123MB2248.GBRP123.PROD.OUTLOOK.COM; PTR:; CAT:NONE; SFS:(39830400003)(136003)(396003)(376002)(346002)(366004)(44832011)(66476007)(956004)(2616005)(66556008)(6666004)(66946007)(6486002)(6512007)(6506007)(316002)(4326008)(5660300002)(8936002)(8676002)(2906002)(110136005)(478600001)(52116002)(26005)(36756003)(186003)(83380400001)(1076003)(86362001)(38100700002)(38350700002); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?RFcEPj4p0GOcnWT51IH2htqVHwyrdSroKE1zGrqlBeCHaFDRxdbWjTUtQarI?= =?us-ascii?Q?ZxkzoLuDf7MI9fOxpQEXBVBUeOLvy954bZ2SHcy5LP2Kz1wrNdS34G7iDiHT?= =?us-ascii?Q?s4PoVGh5CcbWXp0auLlx9Z/Qtnq14uDN5yQ1K+Cur4JlIdxLjbw4xIUOEcof?= =?us-ascii?Q?7ycLXYZA4V4AXA3VVrVdKaliynlYiZYQQQCruedh/aVvGl4v4y/3k4r2teoh?= =?us-ascii?Q?gcwVlkNmmg79M33j8mbT9ZEQ0wqqihCcycozq+T5KMQtCjQW3f4rNQgQH7eO?= =?us-ascii?Q?heGvjRnBkDejH98JUENIWqiLQjQIWX5Tnlhm/XFjCCY4i8OddfoJeygG1nYZ?= =?us-ascii?Q?zYUcm6Osl+mAsr21JX0Y+QxKb/7feiFv/tmFl1B5UrauWd0JS+5Mn0h/ZmrV?= =?us-ascii?Q?b8PPaGaN9sswpZnd8wKN4sFuyWxK3GVb5HeKStIs2Rl0Pi1i6EMB4r+CHI3X?= =?us-ascii?Q?AyQqk5bxmn92urwzodE79a2sRbJUJW810nn//tZbiY68aee8Sv1rfscdIKw/?= =?us-ascii?Q?GvA9P7DTxGJ70Ay/Z9xt6Hq3Vwg4fAHrUmug3ilBKgoGjSEFsSm7pXE5uUPo?= =?us-ascii?Q?aQ90sOm77m3EP5RrByD5zbPk8AIYOVs1ibwvmrYqs7Cx6H7f98o4QetCFW9C?= =?us-ascii?Q?FTWHwXlk4vpjlRFgR5yjaaUqamF6q8428HKevUooubgLYEkP30RJUpbQ1v0z?= =?us-ascii?Q?cV4QG3IFni5d7wqNehV0NdDK+AWEfWwVj5rJ24CeEtuFrWPMix03a5Z5HrIU?= =?us-ascii?Q?fIHFA2/2wdF7oL3clSY287+WvzxyXUid+SQn/Ctrav5YSCOjSw32icWrSXPS?= =?us-ascii?Q?gMW0Hysyn8+vaWcwnSwY9+KCL04ALbbUcYWGnYolZTpUtqX6ybDw+geV2/lK?= =?us-ascii?Q?TDvzXlJRDdX7tSt89NPwtBpaHrS0rdHZyd8BPb/wnG04u5zML27G8f2gKW/4?= =?us-ascii?Q?Cwdru9RF1V8gGOmyBfhfKerp945A/XHiHB+ebtWFMpwI9iRHHowed9MB04t4?= =?us-ascii?Q?OfARLhrVK2XfiCrvkRPOCtoa37UDJJjsTGkamzT1twrcIVLHw+Cm9CHfr12B?= =?us-ascii?Q?NUBdM4APFTkj5JmqihIAZI/qj+4tO1vwA3enpPb8q164N/KZMibuU23ak13p?= =?us-ascii?Q?6Z3XNQSDLGtBgVr12QiGWzBBB0bxUVibW4a2Cc1XrMoanB3JmlP/v5DdI8pr?= =?us-ascii?Q?4oWf6UdZnih3OO+Uh8JwJWo08EFSHxpoP/65RmuoWO7bIeydlCihG83UfEzG?= =?us-ascii?Q?InrLEFiaS2uPnPOG57bg9BdbL3nhLrwfaPqfvKJGHrwjK0Nld7n4g/n65RTd?= =?us-ascii?Q?KkQtKLWimKqNFepADm/pR+B4?= X-OriginatorOrg: sancloud.com X-MS-Exchange-CrossTenant-Network-Message-Id: e3792610-abf7-4c7c-91ee-08d94571aa37 X-MS-Exchange-CrossTenant-AuthSource: CWXP123MB2248.GBRP123.PROD.OUTLOOK.COM X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 12 Jul 2021 20:14:34.0174 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 840be37c-244a-450e-9bcc-2064862de1f4 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: dgfnYk76Ir7Z6v0y2qczTdkk3D+qEsWxTdj0N0hVXwej3FjZdUtlToYmvpGoWfV1IOrVbxj49TiTrMIFWrZk2te9elHQKiJqOhh8PZixogM= X-MS-Exchange-Transport-CrossTenantHeadersStamped: CWLP123MB4417 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.34 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.2 at phobos.denx.de X-Virus-Status: Clean These headers are updated to match the versions in Linux 5.13.1. Signed-off-by: Paul Barker --- include/dt-bindings/pinctrl/am33xx.h | 131 ++++++++++++++++++++++++++- include/dt-bindings/pinctrl/omap.h | 11 +-- 2 files changed, 135 insertions(+), 7 deletions(-) diff --git a/include/dt-bindings/pinctrl/am33xx.h b/include/dt-bindings/pinctrl/am33xx.h index 226f77246a..17877e8598 100644 --- a/include/dt-bindings/pinctrl/am33xx.h +++ b/include/dt-bindings/pinctrl/am33xx.h @@ -1,3 +1,4 @@ +/* SPDX-License-Identifier: GPL-2.0 */ /* * This header provides constants specific to AM33XX pinctrl bindings. */ @@ -39,5 +40,133 @@ #undef PIN_OFF_INPUT_PULLDOWN #undef PIN_OFF_WAKEUPENABLE -#endif +#define AM335X_PIN_OFFSET_MIN 0x0800U + +#define AM335X_PIN_GPMC_AD0 0x800 +#define AM335X_PIN_GPMC_AD1 0x804 +#define AM335X_PIN_GPMC_AD2 0x808 +#define AM335X_PIN_GPMC_AD3 0x80c +#define AM335X_PIN_GPMC_AD4 0x810 +#define AM335X_PIN_GPMC_AD5 0x814 +#define AM335X_PIN_GPMC_AD6 0x818 +#define AM335X_PIN_GPMC_AD7 0x81c +#define AM335X_PIN_GPMC_AD8 0x820 +#define AM335X_PIN_GPMC_AD9 0x824 +#define AM335X_PIN_GPMC_AD10 0x828 +#define AM335X_PIN_GPMC_AD11 0x82c +#define AM335X_PIN_GPMC_AD12 0x830 +#define AM335X_PIN_GPMC_AD13 0x834 +#define AM335X_PIN_GPMC_AD14 0x838 +#define AM335X_PIN_GPMC_AD15 0x83c +#define AM335X_PIN_GPMC_A0 0x840 +#define AM335X_PIN_GPMC_A1 0x844 +#define AM335X_PIN_GPMC_A2 0x848 +#define AM335X_PIN_GPMC_A3 0x84c +#define AM335X_PIN_GPMC_A4 0x850 +#define AM335X_PIN_GPMC_A5 0x854 +#define AM335X_PIN_GPMC_A6 0x858 +#define AM335X_PIN_GPMC_A7 0x85c +#define AM335X_PIN_GPMC_A8 0x860 +#define AM335X_PIN_GPMC_A9 0x864 +#define AM335X_PIN_GPMC_A10 0x868 +#define AM335X_PIN_GPMC_A11 0x86c +#define AM335X_PIN_GPMC_WAIT0 0x870 +#define AM335X_PIN_GPMC_WPN 0x874 +#define AM335X_PIN_GPMC_BEN1 0x878 +#define AM335X_PIN_GPMC_CSN0 0x87c +#define AM335X_PIN_GPMC_CSN1 0x880 +#define AM335X_PIN_GPMC_CSN2 0x884 +#define AM335X_PIN_GPMC_CSN3 0x888 +#define AM335X_PIN_GPMC_CLK 0x88c +#define AM335X_PIN_GPMC_ADVN_ALE 0x890 +#define AM335X_PIN_GPMC_OEN_REN 0x894 +#define AM335X_PIN_GPMC_WEN 0x898 +#define AM335X_PIN_GPMC_BEN0_CLE 0x89c +#define AM335X_PIN_LCD_DATA0 0x8a0 +#define AM335X_PIN_LCD_DATA1 0x8a4 +#define AM335X_PIN_LCD_DATA2 0x8a8 +#define AM335X_PIN_LCD_DATA3 0x8ac +#define AM335X_PIN_LCD_DATA4 0x8b0 +#define AM335X_PIN_LCD_DATA5 0x8b4 +#define AM335X_PIN_LCD_DATA6 0x8b8 +#define AM335X_PIN_LCD_DATA7 0x8bc +#define AM335X_PIN_LCD_DATA8 0x8c0 +#define AM335X_PIN_LCD_DATA9 0x8c4 +#define AM335X_PIN_LCD_DATA10 0x8c8 +#define AM335X_PIN_LCD_DATA11 0x8cc +#define AM335X_PIN_LCD_DATA12 0x8d0 +#define AM335X_PIN_LCD_DATA13 0x8d4 +#define AM335X_PIN_LCD_DATA14 0x8d8 +#define AM335X_PIN_LCD_DATA15 0x8dc +#define AM335X_PIN_LCD_VSYNC 0x8e0 +#define AM335X_PIN_LCD_HSYNC 0x8e4 +#define AM335X_PIN_LCD_PCLK 0x8e8 +#define AM335X_PIN_LCD_AC_BIAS_EN 0x8ec +#define AM335X_PIN_MMC0_DAT3 0x8f0 +#define AM335X_PIN_MMC0_DAT2 0x8f4 +#define AM335X_PIN_MMC0_DAT1 0x8f8 +#define AM335X_PIN_MMC0_DAT0 0x8fc +#define AM335X_PIN_MMC0_CLK 0x900 +#define AM335X_PIN_MMC0_CMD 0x904 +#define AM335X_PIN_MII1_COL 0x908 +#define AM335X_PIN_MII1_CRS 0x90c +#define AM335X_PIN_MII1_RX_ER 0x910 +#define AM335X_PIN_MII1_TX_EN 0x914 +#define AM335X_PIN_MII1_RX_DV 0x918 +#define AM335X_PIN_MII1_TXD3 0x91c +#define AM335X_PIN_MII1_TXD2 0x920 +#define AM335X_PIN_MII1_TXD1 0x924 +#define AM335X_PIN_MII1_TXD0 0x928 +#define AM335X_PIN_MII1_TX_CLK 0x92c +#define AM335X_PIN_MII1_RX_CLK 0x930 +#define AM335X_PIN_MII1_RXD3 0x934 +#define AM335X_PIN_MII1_RXD2 0x938 +#define AM335X_PIN_MII1_RXD1 0x93c +#define AM335X_PIN_MII1_RXD0 0x940 +#define AM335X_PIN_RMII1_REF_CLK 0x944 +#define AM335X_PIN_MDIO 0x948 +#define AM335X_PIN_MDC 0x94c +#define AM335X_PIN_SPI0_SCLK 0x950 +#define AM335X_PIN_SPI0_D0 0x954 +#define AM335X_PIN_SPI0_D1 0x958 +#define AM335X_PIN_SPI0_CS0 0x95c +#define AM335X_PIN_SPI0_CS1 0x960 +#define AM335X_PIN_ECAP0_IN_PWM0_OUT 0x964 +#define AM335X_PIN_UART0_CTSN 0x968 +#define AM335X_PIN_UART0_RTSN 0x96c +#define AM335X_PIN_UART0_RXD 0x970 +#define AM335X_PIN_UART0_TXD 0x974 +#define AM335X_PIN_UART1_CTSN 0x978 +#define AM335X_PIN_UART1_RTSN 0x97c +#define AM335X_PIN_UART1_RXD 0x980 +#define AM335X_PIN_UART1_TXD 0x984 +#define AM335X_PIN_I2C0_SDA 0x988 +#define AM335X_PIN_I2C0_SCL 0x98c +#define AM335X_PIN_MCASP0_ACLKX 0x990 +#define AM335X_PIN_MCASP0_FSX 0x994 +#define AM335X_PIN_MCASP0_AXR0 0x998 +#define AM335X_PIN_MCASP0_AHCLKR 0x99c +#define AM335X_PIN_MCASP0_ACLKR 0x9a0 +#define AM335X_PIN_MCASP0_FSR 0x9a4 +#define AM335X_PIN_MCASP0_AXR1 0x9a8 +#define AM335X_PIN_MCASP0_AHCLKX 0x9ac +#define AM335X_PIN_XDMA_EVENT_INTR0 0x9b0 +#define AM335X_PIN_XDMA_EVENT_INTR1 0x9b4 +#define AM335X_PIN_WARMRSTN 0x9b8 +#define AM335X_PIN_NNMI 0x9c0 +#define AM335X_PIN_TMS 0x9d0 +#define AM335X_PIN_TDI 0x9d4 +#define AM335X_PIN_TDO 0x9d8 +#define AM335X_PIN_TCK 0x9dc +#define AM335X_PIN_TRSTN 0x9e0 +#define AM335X_PIN_EMU0 0x9e4 +#define AM335X_PIN_EMU1 0x9e8 +#define AM335X_PIN_RTC_PWRONRSTN 0x9f8 +#define AM335X_PIN_PMIC_POWER_EN 0x9fc +#define AM335X_PIN_EXT_WAKEUP 0xa00 +#define AM335X_PIN_USB0_DRVVBUS 0xa1c +#define AM335X_PIN_USB1_DRVVBUS 0xa34 +#define AM335X_PIN_OFFSET_MAX 0x0a34U + +#endif diff --git a/include/dt-bindings/pinctrl/omap.h b/include/dt-bindings/pinctrl/omap.h index 58fe28f159..f48245ff87 100644 --- a/include/dt-bindings/pinctrl/omap.h +++ b/include/dt-bindings/pinctrl/omap.h @@ -24,7 +24,7 @@ #define PULL_UP (1 << 4) #define ALTELECTRICALSEL (1 << 5) -/* 34xx specific mux bit defines */ +/* omap3/4/5 specific mux bit defines */ #define INPUT_EN (1 << 8) #define OFF_EN (1 << 9) #define OFFOUT_EN (1 << 10) @@ -32,8 +32,6 @@ #define OFF_PULL_EN (1 << 12) #define OFF_PULL_UP (1 << 13) #define WAKEUP_EN (1 << 14) - -/* 44xx specific mux bit defines */ #define WAKEUP_EVENT (1 << 15) /* Active pin states */ @@ -48,8 +46,8 @@ #define PIN_OFF_NONE 0 #define PIN_OFF_OUTPUT_HIGH (OFF_EN | OFFOUT_EN | OFFOUT_VAL) #define PIN_OFF_OUTPUT_LOW (OFF_EN | OFFOUT_EN) -#define PIN_OFF_INPUT_PULLUP (OFF_EN | OFF_PULL_EN | OFF_PULL_UP) -#define PIN_OFF_INPUT_PULLDOWN (OFF_EN | OFF_PULL_EN) +#define PIN_OFF_INPUT_PULLUP (OFF_EN | OFFOUT_EN | OFF_PULL_EN | OFF_PULL_UP) +#define PIN_OFF_INPUT_PULLDOWN (OFF_EN | OFFOUT_EN | OFF_PULL_EN) #define PIN_OFF_WAKEUPENABLE WAKEUP_EN /* @@ -66,7 +64,8 @@ #define OMAP3_WKUP_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x2a00) (val) #define DM814X_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x0800) (val) #define DM816X_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x0800) (val) -#define AM33XX_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x0800) (val) +#define AM33XX_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x0800) (val) (0) +#define AM33XX_PADCONF(pa, conf, mux) OMAP_IOPAD_OFFSET((pa), 0x0800) (conf) (mux) /* * Macros to allow using the offset from the padconf physical address -- 2.26.2