From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 86967C433F5 for ; Wed, 15 Dec 2021 03:02:18 +0000 (UTC) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id EB23583039; Wed, 15 Dec 2021 04:01:48 +0100 (CET) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="SWjvYNig"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 4141782F9D; Wed, 15 Dec 2021 03:59:04 +0100 (CET) Received: from mail-pl1-x62c.google.com (mail-pl1-x62c.google.com [IPv6:2607:f8b0:4864:20::62c]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id E97F082F8E for ; Wed, 15 Dec 2021 03:58:55 +0100 (CET) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=stanley.chuys@gmail.com Received: by mail-pl1-x62c.google.com with SMTP id b13so15210386plg.2 for ; Tue, 14 Dec 2021 18:58:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=hDRjuYCQNiPFvvWnFy+Yr7fSOgQpeUbOG1woMaPAzXw=; b=SWjvYNigY3UAj7RMqiCwS4EIbXKGdR53j/ZgZAaIECKtQgujFY97gQzlw+CBXUMdA5 zDzvZpzFHORRTxph81rsL7yiymDbwtzFWXfz/UZTmATJa6eZ3Dxgsv9+ptBJ1eJSt9NY s0goLEStbhyNW6B277EM5t84INsndq1Sk0Df1gURGxisXQXRje8dNsARxsmwJ0R6cj1j 3WETiXVI7zJKfNrAWFm6d+6y2X2rhzKFYB8B5MP4viZ3WDcYwdqglx7HAQinwxg3zNjz 00DjtSHJZphBXcdPQmAp0GwVfZRAWeIuIrUIB6MqUj+1IdbkMCapApDpW0VY5zTRlxv4 t4Ig== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=hDRjuYCQNiPFvvWnFy+Yr7fSOgQpeUbOG1woMaPAzXw=; b=qshMKDNfGa13FTkm3Da4wyeBmkd3jgYiYyGE6DoHUuy7X8VoY/8zxlK+zgi1epU/+A 9nc/QTkirlN4zPkovXBsH/4QWpppIK9aQ3j5D3QpkqY0YoRACwCUzNdybwHDH3zyuqNh xjt5ZHr8h0R+M5ZKruBHAOLjIqIxKqXsRI2ESDJ88OwTRETJxs3VMV3x/qThnPMqiMSq D5DJtGCy2mXJPZtR1iqF1++WDZMV8FqaOD9M0wdV84FCeAqL+FU8Pwgk+vLPCagQhRdS p4EHdGl8OFZ29ZHhyOJsy/ENzY8jPQdpKrcD/rPMtOoeLTkNxyMg8qtk7UOl0H25u3Mr HhrA== X-Gm-Message-State: AOAM533YeQO9F3MLMeDUXXpKdksNyyIvPHKkss4vIWSqYZd0DufxXD/t aMTxjAcU1D7fF7xdgUsHT5k= X-Google-Smtp-Source: ABdhPJzNu3gZxbBQ9rZYXYC6JK7HYnb3/SKqeUVm0gCIlG4BLZnjHJKDk+4dK42fG7FY3rPJeGJEjw== X-Received: by 2002:a17:902:7c02:b0:143:9d6a:8e42 with SMTP id x2-20020a1709027c0200b001439d6a8e42mr9539387pll.80.1639537132739; Tue, 14 Dec 2021 18:58:52 -0800 (PST) Received: from cs20-buildserver.lan ([180.217.149.17]) by smtp.gmail.com with ESMTPSA id q18sm437413pfn.83.2021.12.14.18.58.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Dec 2021 18:58:52 -0800 (PST) From: Stanley Chu X-Google-Original-From: Stanley Chu To: lukma@denx.de, jagan@amarulasolutions.com, andre.przywara@arm.com, festevam@denx.de, narmstrong@baylibre.com, pbrobinson@gmail.com, tharvey@gateworks.com, christianshewitt@gmail.com, lokeshvutla@ti.com, sjg@chromium.org, sr@denx.de, michal.simek@xilinx.com, hs@denx.de, weijie.gao@mediatek.com, hannes.schmelzer@br-automation.com, harm.berntsen@nedap.com, sebastian.reichel@collabora.com, stephan@gerhold.net, fangyuanseu@gmail.com, kettenis@openbsd.org, seanga2@gmail.com, dsankouski@gmail.com, vabhav.sharma@nxp.com, bmeng.cn@gmail.com, patrick@blueri.se, samuel@sholland.org, giulio.benetti@benettiengineering.com, mr.bossman075@gmail.com, yschu@nuvoton.com, kwliu@nuvoton.com, ctcchien@nuvoton.com, avifishman70@gmail.com, tmaimon77@gmail.com Cc: u-boot@lists.denx.de, openbmc@lists.ozlabs.org Subject: [PATCH v1 4/9] serial: npcm: Add support for Nuvoton NPCM SoCs Date: Wed, 15 Dec 2021 10:57:55 +0800 Message-Id: <20211215025800.26918-5-yschu@nuvoton.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20211215025800.26918-1-yschu@nuvoton.com> References: <20211215025800.26918-1-yschu@nuvoton.com> X-Mailman-Approved-At: Wed, 15 Dec 2021 04:01:29 +0100 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.38 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.2 at phobos.denx.de X-Virus-Status: Clean Add Nuvoton BMC NPCM7xx/NPCM8xx uart driver Signed-off-by: Stanley Chu --- arch/arm/include/asm/arch-npcm8xx/uart.h | 82 ++++++++++++++ drivers/serial/Kconfig | 7 ++ drivers/serial/Makefile | 1 + drivers/serial/serial_npcm.c | 137 +++++++++++++++++++++++ 4 files changed, 227 insertions(+) create mode 100644 arch/arm/include/asm/arch-npcm8xx/uart.h create mode 100644 drivers/serial/serial_npcm.c diff --git a/arch/arm/include/asm/arch-npcm8xx/uart.h b/arch/arm/include/asm/arch-npcm8xx/uart.h new file mode 100644 index 0000000000..e3c86849f3 --- /dev/null +++ b/arch/arm/include/asm/arch-npcm8xx/uart.h @@ -0,0 +1,82 @@ +/* SPDX-License-Identifier: GPL-2.0+ */ + +#ifndef _NPCM_UART_H_ +#define _NPCM_UART_H_ + +struct npcm_uart { + union { + unsigned int rbr; + unsigned int thr; + unsigned int dll; + }; + union { + unsigned int ier; + unsigned int dlm; + }; + union { + unsigned int iir; + unsigned int fcr; + }; + unsigned int lcr; + unsigned int mcr; + unsigned int lsr; + unsigned int msr; + unsigned int tor; +}; + +#define IER_DBGACK BIT(4) +#define IER_MSIE BIT(3) +#define IER_RLSE BIT(2) +#define IER_THREIE BIT(1) +#define IER_RDAIE BIT(0) + +#define IIR_FMES BIT(7) +#define IIR_RFTLS BIT(5) +#define IIR_DMS BIT(4) +#define IIR_IID BIT(1) +#define IIR_NIP BIT(0) + +#define FCR_RFITL_1B (0 << 4) +#define FCR_RFITL_4B (4 << 4) +#define FCR_RFITL_8B (8 << 4) +#define FCR_RFITL_14B (12 << 4) +#define FCR_DMS BIT(3) +#define FCR_TFR BIT(2) +#define FCR_RFR BIT(1) +#define FCR_FME BIT(0) + +#define LCR_DLAB BIT(7) +#define LCR_BCB BIT(6) +#define LCR_SPE BIT(5) +#define LCR_EPS BIT(4) +#define LCR_PBE BIT(3) +#define LCR_NSB BIT(2) +#define LCR_WLS_8b 3 +#define LCR_WLS_7b 2 +#define LCR_WLS_6b 1 +#define LCR_WLS_5b 0 + +#define MCR_LBME BIT(4) +#define MCR_OUT2 BIT(3) +#define MCR_RTS BIT(1) +#define MCR_DTR BIT(0) + +#define LSR_ERR_RX BIT(7) +#define LSR_TE BIT(6) +#define LSR_THRE BIT(5) +#define LSR_BII BIT(4) +#define LSR_FEI BIT(3) +#define LSR_PEI BIT(2) +#define LSR_OEI BIT(1) +#define LSR_RFDR BIT(0) + +#define MSR_DCD BIT(7) +#define MSR_RI BIT(6) +#define MSR_DSR BIT(5) +#define MSR_CTS BIT(4) +#define MSR_DDCD BIT(3) +#define MSR_DRI BIT(2) +#define MSR_DDSR BIT(1) +#define MSR_DCTS BIT(0) + +#endif diff --git a/drivers/serial/Kconfig b/drivers/serial/Kconfig index 6c8fdda9a0..3982bc9426 100644 --- a/drivers/serial/Kconfig +++ b/drivers/serial/Kconfig @@ -975,4 +975,11 @@ config SYS_SDMR depends on MPC8XX_CONS default 0 +config NPCM_SERIAL + bool "Nuvoton NPCM UART driver" + depends on DM_SERIAL + help + Select this to enable UART support for Nuvoton BMCs + (NPCM7xx and NPCM8xx) + endif diff --git a/drivers/serial/Makefile b/drivers/serial/Makefile index 8168af640f..1b86acf5cf 100644 --- a/drivers/serial/Makefile +++ b/drivers/serial/Makefile @@ -75,6 +75,7 @@ obj-$(CONFIG_MTK_SERIAL) += serial_mtk.o obj-$(CONFIG_MT7620_SERIAL) += serial_mt7620.o obj-$(CONFIG_SIFIVE_SERIAL) += serial_sifive.o obj-$(CONFIG_XEN_SERIAL) += serial_xen.o +obj-$(CONFIG_NPCM_SERIAL) += serial_npcm.o ifndef CONFIG_SPL_BUILD obj-$(CONFIG_USB_TTY) += usbtty.o diff --git a/drivers/serial/serial_npcm.c b/drivers/serial/serial_npcm.c new file mode 100644 index 0000000000..330c544e5a --- /dev/null +++ b/drivers/serial/serial_npcm.c @@ -0,0 +1,137 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright (c) 2021 Nuvoton Technology Corp. + */ + +#include +#include +#include +#include +#include + +struct npcm_serial_plat { + struct npcm_uart *reg; + u32 uart_clk; +}; + +static int npcm_serial_init(struct npcm_uart *uart) +{ + u8 val; + + /* Disable all UART interrupt */ + writeb(0, &uart->ier); + + /* Set port for 8 bit, 1 stop, no parity */ + val = LCR_WLS_8b; + writeb(val, &uart->lcr); + + /* Set the RX FIFO trigger level, reset RX, TX FIFO */ + val = FCR_FME | FCR_RFR | FCR_TFR | FCR_RFITL_4B; + writeb(val, &uart->fcr); + + return 0; +} + +static int npcm_serial_pending(struct udevice *dev, bool input) +{ + struct npcm_serial_plat *plat = dev_get_plat(dev); + struct npcm_uart *const uart = plat->reg; + + if (input) + return (readb(&uart->lsr) & LSR_RFDR); + else + return !(readb(&uart->lsr) & LSR_THRE); + + return 0; +} + +static int npcm_serial_putc(struct udevice *dev, const char ch) +{ + struct npcm_serial_plat *plat = dev_get_plat(dev); + struct npcm_uart *const uart = plat->reg; + + while (!(readl(&uart->lsr) & LSR_THRE)) + ; + + writeb(ch, &uart->thr); + + return 0; +} + +static int npcm_serial_getc(struct udevice *dev) +{ + struct npcm_serial_plat *plat = dev_get_plat(dev); + struct npcm_uart *const uart = plat->reg; + + while (!(readl(&uart->lsr) & LSR_RFDR)) + ; + + return (int)(readb(&uart->rbr) & 0xff); +} + +static int npcm_serial_setbrg(struct udevice *dev, int baudrate) +{ + struct npcm_serial_plat *plat = dev_get_plat(dev); + struct npcm_uart *const uart = plat->reg; + int ret = 0; + u32 divisor; + + /* BaudOut = UART Clock / (16 * [Divisor + 2]) */ + divisor = DIV_ROUND_CLOSEST(plat->uart_clk, 16 * baudrate + 2) - 2; + + writeb(readb(&uart->lcr) | LCR_DLAB, &uart->lcr); + writeb(divisor & 0xff, &uart->dll); + writeb(divisor >> 8, &uart->dlm); + writeb(readb(&uart->lcr) & (~LCR_DLAB), &uart->lcr); + + return ret; +} + +static int npcm_serial_probe(struct udevice *dev) +{ + struct npcm_serial_plat *plat = dev_get_plat(dev); + struct npcm_uart *const uart = plat->reg; + struct clk clk; + u32 freq; + int ret; + + plat->reg = (struct npcm_uart *)dev_read_addr_ptr(dev); + freq = dev_read_u32_default(dev, "clock-frequency", 0); + + ret = clk_get_by_index(dev, 0, &clk); + if (ret < 0) { + printf("Cannot get clk for uart\n"); + return ret; + } + ret = clk_set_rate(&clk, freq); + if (ret < 0) + return ret; + plat->uart_clk = ret; + + npcm_serial_init(uart); + + return 0; +} + +static const struct dm_serial_ops npcm_serial_ops = { + .getc = npcm_serial_getc, + .setbrg = npcm_serial_setbrg, + .putc = npcm_serial_putc, + .pending = npcm_serial_pending, +}; + +static const struct udevice_id npcm_serial_ids[] = { + { .compatible = "nuvoton,npcm750-uart" }, + { .compatible = "nuvoton,npcm845-uart" }, + { } +}; + +U_BOOT_DRIVER(serial_npcm) = { + .name = "serial_npcm", + .id = UCLASS_SERIAL, + .of_match = npcm_serial_ids, + .plat_auto = sizeof(struct npcm_serial_plat), + .probe = npcm_serial_probe, + .ops = &npcm_serial_ops, + .flags = DM_FLAG_PRE_RELOC, +}; -- 2.17.1