From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 9BEC8C433F5 for ; Fri, 1 Apr 2022 13:43:55 +0000 (UTC) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id D110A842EA; Fri, 1 Apr 2022 15:42:34 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=semihalf.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=semihalf-com.20210112.gappssmtp.com header.i=@semihalf-com.20210112.gappssmtp.com header.b="PPYYeTE6"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id C2912842BD; Fri, 1 Apr 2022 14:44:27 +0200 (CEST) Received: from mail-wr1-x42b.google.com (mail-wr1-x42b.google.com [IPv6:2a00:1450:4864:20::42b]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 8246C842A9 for ; Fri, 1 Apr 2022 14:44:09 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=semihalf.com Authentication-Results: phobos.denx.de; spf=none smtp.mailfrom=pan@semihalf.com Received: by mail-wr1-x42b.google.com with SMTP id w4so4046761wrg.12 for ; Fri, 01 Apr 2022 05:44:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=semihalf-com.20210112.gappssmtp.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=Tk/9cN84TAYIdOnuMn4Li56nzXPW7IMJG8IzlZDyVrM=; b=PPYYeTE6/hQn6cg+BlCMG1ZFyn5/OYVYEIrcLLUqxxFdqPMjp+UF7FYS+JqZaJdPJW qoo5y0hro68z/+Sks3PWZhzr8dAU5zDZFellr8vEnXLti1a4tMLf1pLFxR0R9yahsDC3 NFdy4mCdSCVojdKTe3FXxtCY9wgVsZlhnYV/7ZQOBRpy7g3vUliIvynn7V/X64Lcfgmm eMZi4MBnDg39brHoMc9fOAWMG7zVqkGd+wi5/k1zK7hxYA0NybAoXQiwXe+wr0xja4ug usr5as9u4U7PQtT4pAGE3HvdWb3H89gwbLpdAXpvtqmb81QFM1SDRUukcu5FIe63bvQe 1owg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Tk/9cN84TAYIdOnuMn4Li56nzXPW7IMJG8IzlZDyVrM=; b=Bw/SZY37ZFEvDKvv6qvDwJZjP/pMb9eFHmOgyroe9JbHC49b0n273XEKfilYeIT9W5 g7vjj8rz+1IEOOf1sAGSj/7p+f8AXinnqogjDZSFIeg60CQAN9yr79UdCrAGKNrQsSoE CxMOPB4327KBEFLSJfEHdxVuF8k1suLSxQrXqLKkid8nF4RK22wDwz9l3qbcVu6V/Zj2 flfFvfUyLwoRlDoAqZPswbnXSHcqC3s37TEBMdcWj8liVBXl5owek+Z7nLpXymGA6QRx lGiNs0MKzNHwFz0ELA8pzCrDxCHal7MZMzLEkIyA9ALUIkhKUUM5OPU1YR3NNi0PAuTU fc4Q== X-Gm-Message-State: AOAM533fpFYbPdxJ5No7QydA8fZE+YJY9aJ7Zk3rgG8lLOIYZOk+TFvN EDNqk9xDWO8jj/89qdUI2G9rfw== X-Google-Smtp-Source: ABdhPJx75B68tPo1vHgTQz4rXixRldUolBob+XirDyBrBEHDtswJVxFOVLCuvHafP2pT9FmmYFdmMQ== X-Received: by 2002:a5d:6543:0:b0:204:1475:d49a with SMTP id z3-20020a5d6543000000b002041475d49amr7655214wrv.387.1648817049087; Fri, 01 Apr 2022 05:44:09 -0700 (PDT) Received: from localhost.localdomain ([85.191.191.191]) by smtp.gmail.com with ESMTPSA id o10-20020a5d47ca000000b00203fb25165esm2478175wrc.6.2022.04.01.05.44.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 01 Apr 2022 05:44:08 -0700 (PDT) From: =?UTF-8?q?Pawe=C5=82=20Anikiel?= To: marex@denx.de, simon.k.r.goldschmidt@gmail.com, tien.fong.chee@intel.com, michal.simek@xilinx.com Cc: u-boot@lists.denx.de, sjg@chromium.org, festevam@denx.de, jagan@amarulasolutions.com, andre.przywara@arm.com, narmstrong@baylibre.com, pbrobinson@gmail.com, tharvey@gateworks.com, paul.liu@linaro.org, christianshewitt@gmail.com, adrian.fiergolski@fastree3d.com, marek.behun@nic.cz, wd@denx.de, elly.siew.chin.lim@intel.com, mw@semihalf.com, =?UTF-8?q?Pawe=C5=82=20Anikiel?= Subject: [PATCH 05/11] config: Add Chameleonv3 config Date: Fri, 1 Apr 2022 14:43:19 +0200 Message-Id: <20220401124325.1810108-6-pan@semihalf.com> X-Mailer: git-send-email 2.35.1.1094.g7c7d902a7c-goog In-Reply-To: <20220401124325.1810108-1-pan@semihalf.com> References: <20220401124325.1810108-1-pan@semihalf.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Mailman-Approved-At: Fri, 01 Apr 2022 15:42:19 +0200 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.5 at phobos.denx.de X-Virus-Status: Clean Add defconfig and Kconfig files for Google Chameleon V3 board Signed-off-by: Paweł Anikiel --- arch/arm/mach-socfpga/Kconfig | 15 ++++++++ configs/socfpga_chameleonv3_defconfig | 29 ++++++++++++++++ include/configs/socfpga_chameleonv3.h | 49 +++++++++++++++++++++++++++ 3 files changed, 93 insertions(+) create mode 100644 configs/socfpga_chameleonv3_defconfig create mode 100644 include/configs/socfpga_chameleonv3.h diff --git a/arch/arm/mach-socfpga/Kconfig b/arch/arm/mach-socfpga/Kconfig index bddfd44427..926d535e54 100644 --- a/arch/arm/mach-socfpga/Kconfig +++ b/arch/arm/mach-socfpga/Kconfig @@ -118,6 +118,10 @@ config TARGET_SOCFPGA_STRATIX10 select FPGA_INTEL_SDM_MAILBOX select TARGET_SOCFPGA_SOC64 +config TARGET_SOCFPGA_CHAMELEONV3 + bool + select TARGET_SOCFPGA_ARRIA10 + choice prompt "Altera SOCFPGA board select" optional @@ -143,6 +147,14 @@ config TARGET_SOCFPGA_ARRIA5_SOCDK bool "Altera SOCFPGA SoCDK (Arria V)" select TARGET_SOCFPGA_ARRIA5 +config TARGET_SOCFPGA_CHAMELEONV3_480_2 + bool "Google Chameleon V3 480-2 (Arria 10)" + select TARGET_SOCFPGA_CHAMELEONV3 + +config TARGET_SOCFPGA_CHAMELEONV3_270_3 + bool "Google Chameleon V3 270-3 (Arria 10)" + select TARGET_SOCFPGA_CHAMELEONV3 + config TARGET_SOCFPGA_CYCLONE5_SOCDK bool "Altera SOCFPGA SoCDK (Cyclone V)" select TARGET_SOCFPGA_CYCLONE5 @@ -194,6 +206,7 @@ config SYS_BOARD default "agilex-socdk" if TARGET_SOCFPGA_AGILEX_SOCDK default "arria5-socdk" if TARGET_SOCFPGA_ARRIA5_SOCDK default "arria10-socdk" if TARGET_SOCFPGA_ARRIA10_SOCDK + default "chameleonv3" if TARGET_SOCFPGA_CHAMELEONV3 default "cyclone5-socdk" if TARGET_SOCFPGA_CYCLONE5_SOCDK default "dbm-soc1" if TARGET_SOCFPGA_DEVBOARDS_DBM_SOC1 default "de0-nano-soc" if TARGET_SOCFPGA_TERASIC_DE0_NANO @@ -219,6 +232,7 @@ config SYS_VENDOR default "aries" if TARGET_SOCFPGA_ARIES_MCVEVK default "devboards" if TARGET_SOCFPGA_DEVBOARDS_DBM_SOC1 default "ebv" if TARGET_SOCFPGA_EBV_SOCRATES + default "google" if TARGET_SOCFPGA_CHAMELEONV3 default "keymile" if TARGET_SOCFPGA_ARRIA5_SECU1 default "softing" if TARGET_SOCFPGA_SOFTING_VINING_FPGA default "terasic" if TARGET_SOCFPGA_TERASIC_DE0_NANO @@ -234,6 +248,7 @@ config SYS_CONFIG_NAME default "socfpga_arria5_secu1" if TARGET_SOCFPGA_ARRIA5_SECU1 default "socfpga_arria5_socdk" if TARGET_SOCFPGA_ARRIA5_SOCDK default "socfpga_arria10_socdk" if TARGET_SOCFPGA_ARRIA10_SOCDK + default "socfpga_chameleonv3" if TARGET_SOCFPGA_CHAMELEONV3 default "socfpga_cyclone5_socdk" if TARGET_SOCFPGA_CYCLONE5_SOCDK default "socfpga_dbm_soc1" if TARGET_SOCFPGA_DEVBOARDS_DBM_SOC1 default "socfpga_de0_nano_soc" if TARGET_SOCFPGA_TERASIC_DE0_NANO diff --git a/configs/socfpga_chameleonv3_defconfig b/configs/socfpga_chameleonv3_defconfig new file mode 100644 index 0000000000..815250e589 --- /dev/null +++ b/configs/socfpga_chameleonv3_defconfig @@ -0,0 +1,29 @@ +CONFIG_ARM=y +CONFIG_ARCH_SOCFPGA=y +CONFIG_TARGET_SOCFPGA_CHAMELEONV3_480_2=y +CONFIG_DEFAULT_DEVICE_TREE="socfpga_chameleonv3_480_2" +CONFIG_DISTRO_DEFAULTS=y +# CONFIG_USE_SPL_FIT_GENERATOR is not set +CONFIG_FIT=y +CONFIG_SPL_FIT=y +CONFIG_FS_LOADER=y +CONFIG_SPL_FS_LOADER=y +CONFIG_SPL_FS_FAT=y +CONFIG_SPL_FPGA=y +CONFIG_SPL_TEXT_BASE=0xFFE00000 +CONFIG_SPL_ENV_SUPPORT=y +CONFIG_SPL_DRIVERS_MISC=y +CONFIG_ENV_IS_IN_MMC=y +CONFIG_ENV_SIZE=0x10000 +CONFIG_ENV_OFFSET=0x4400 +CONFIG_DM_ETH=y +CONFIG_ETH_DESIGNWARE=y +CONFIG_TIMER=y +CONFIG_SPL_TIMER=y +CONFIG_DESIGNWARE_APB_TIMER=y +CONFIG_MMC_DW=y +CONFIG_DM_I2C=y +CONFIG_SYS_I2C_DW=y +CONFIG_MISC=y +CONFIG_MISC_INIT_R=y +CONFIG_ATSHA204A=y diff --git a/include/configs/socfpga_chameleonv3.h b/include/configs/socfpga_chameleonv3.h new file mode 100644 index 0000000000..2f224dfa4c --- /dev/null +++ b/include/configs/socfpga_chameleonv3.h @@ -0,0 +1,49 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright 2022 Google LLC + */ +#ifndef __SOCFGPA_CHAMELEONV3_H__ +#define __SOCFGPA_CHAMELEONV3_H__ + +#include + +#define CONFIG_SYS_BOOTM_LEN (32 * 1024 * 1024) + +/* + * U-Boot general configurations + */ + +/* Memory configurations */ +#define PHYS_SDRAM_1_SIZE 0x40000000 + +/* + * Serial / UART configurations + */ +#define CONFIG_SYS_NS16550_MEM32 +#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600, 115200} + +#define CONFIG_EXTRA_ENV_SETTINGS \ + "kernel_addr_r=0x01000000\0" \ + "fdt_addr_r=0x02000000\0" \ + "bootargs=cma=256M console=ttyS1,115200 root=/dev/mmcblk0p3 rw rootwait\0" \ + "distro_bootcmd=bridge enable; run bootcmd_fit\0" \ + "autoload=no\0" \ + "bootcmd_tftp=dhcp; " \ + "tftpboot ${kernel_addr_r} ${target}/zImage; " \ + "tftpboot ${fdt_addr_r} ${target}/devicetree.dtb; " \ + "bootz ${kernel_addr_r} - ${fdt_addr_r}\0" \ + "bootcmd_fit=load mmc 0:1 ${loadaddr} kernel.itb; bootm\0" + +/* + * L4 OSC1 Timer 0 + */ +/* reload value when timer count to zero */ +#define TIMER_LOAD_VAL 0xFFFFFFFF + +/* SPL memory allocation configuration, this is for FAT implementation */ +#define CONFIG_SYS_SPL_MALLOC_SIZE 0x00015000 + +/* The rest of the configuration is shared */ +#include + +#endif /* __SOCFGPA_CHAMELEONV3_H__ */ -- 2.35.1.1094.g7c7d902a7c-goog