From: Vaishnav Achath <vaishnav.a@ti.com>
To: <u-boot@lists.denx.de>, <a-govindraju@ti.com>, <vigneshr@ti.com>,
<s-anna@ti.com>, <kishon@ti.com>, <kristo@kernel.org>,
<j-keerthy@ti.com>, <p.yadav@ti.com>
Cc: <vaishnav.a@ti.com>
Subject: [PATCH 3/9] arm: dts: k3-j721e-r5-common-proc-board: Add HyperFlash node
Date: Mon, 9 May 2022 11:50:11 +0530 [thread overview]
Message-ID: <20220509062017.27623-4-vaishnav.a@ti.com> (raw)
In-Reply-To: <20220509062017.27623-1-vaishnav.a@ti.com>
J721e SoM as a 64MB HyperFlash on board. Add pinmux and DT node
for the same.
Signed-off-by: Vaishnav Achath <vaishnav.a@ti.com>
---
.../arm/dts/k3-j721e-r5-common-proc-board.dts | 45 +++++++++++++++++++
1 file changed, 45 insertions(+)
diff --git a/arch/arm/dts/k3-j721e-r5-common-proc-board.dts b/arch/arm/dts/k3-j721e-r5-common-proc-board.dts
index a14b148e11..ab9d6e65d8 100644
--- a/arch/arm/dts/k3-j721e-r5-common-proc-board.dts
+++ b/arch/arm/dts/k3-j721e-r5-common-proc-board.dts
@@ -129,6 +129,31 @@
>;
};
+ mcu_fss0_hpb0_pins_default: mcu-fss0-hpb0-pins-default {
+ pinctrl-single,pins = <
+ J721E_WKUP_IOPAD(0x0, PIN_OUTPUT, 1) /* (E20) MCU_OSPI0_CLK.MCU_HYPERBUS0_CK */
+ J721E_WKUP_IOPAD(0x4, PIN_OUTPUT, 1) /* (C21) MCU_OSPI0_LBCLKO.MCU_HYPERBUS0_CKn */
+ J721E_WKUP_IOPAD(0x2c, PIN_OUTPUT, 1) /* (F19) MCU_OSPI0_CSn0.MCU_HYPERBUS0_CSn0 */
+ J721E_WKUP_IOPAD(0x54, PIN_OUTPUT, 3) /* (E22) MCU_OSPI1_CSn1.MCU_HYPERBUS0_CSn1 */
+ J721E_WKUP_IOPAD(0x30, PIN_OUTPUT, 1) /* (E19) MCU_OSPI0_CSn1.MCU_HYPERBUS0_RESETn */
+ J721E_WKUP_IOPAD(0x8, PIN_INPUT, 1) /* (D21) MCU_OSPI0_DQS.MCU_HYPERBUS0_RWDS */
+ J721E_WKUP_IOPAD(0xc, PIN_INPUT, 1) /* (D20) MCU_OSPI0_D0.MCU_HYPERBUS0_DQ0 */
+ J721E_WKUP_IOPAD(0x10, PIN_INPUT, 1) /* (G19) MCU_OSPI0_D1.MCU_HYPERBUS0_DQ1 */
+ J721E_WKUP_IOPAD(0x14, PIN_INPUT, 1) /* (G20) MCU_OSPI0_D2.MCU_HYPERBUS0_DQ2 */
+ J721E_WKUP_IOPAD(0x18, PIN_INPUT, 1) /* (F20) MCU_OSPI0_D3.MCU_HYPERBUS0_DQ3 */
+ J721E_WKUP_IOPAD(0x1c, PIN_INPUT, 1) /* (F21) MCU_OSPI0_D4.MCU_HYPERBUS0_DQ4 */
+ J721E_WKUP_IOPAD(0x20, PIN_INPUT, 1) /* (E21) MCU_OSPI0_D5.MCU_HYPERBUS0_DQ5 */
+ J721E_WKUP_IOPAD(0x24, PIN_INPUT, 1) /* (B22) MCU_OSPI0_D6.MCU_HYPERBUS0_DQ6 */
+ J721E_WKUP_IOPAD(0x28, PIN_INPUT, 1) /* (G21) MCU_OSPI0_D7.MCU_HYPERBUS0_DQ7 */
+ >;
+ };
+
+ wkup_gpio_pins_default: wkup-gpio-pins-default {
+ pinctrl-single,pins = <
+ J721E_WKUP_IOPAD(0xd0, PIN_INPUT, 7) /* WKUP_GPIO0_8 */
+ >;
+ };
+
mcu_fss0_ospi0_pins_default: mcu-fss0-ospi0-pins-default {
pinctrl-single,pins = <
J721E_WKUP_IOPAD(0x0000, PIN_OUTPUT, 0) /* MCU_OSPI0_CLK */
@@ -207,6 +232,11 @@
status = "okay";
};
+&wkup_gpio0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&wkup_gpio_pins_default>;
+};
+
&mcu_uart0 {
/delete-property/ power-domains;
/delete-property/ clocks;
@@ -307,6 +337,21 @@
};
};
+&hbmc {
+ status = "okay";
+ pinctrl-names = "default";
+ pinctrl-0 = <&mcu_fss0_hpb0_pins_default>;
+ reg = <0x0 0x47040000 0x0 0x100>,
+ <0x0 0x50000000 0x0 0x8000000>;
+ ranges = <0x0 0x0 0x0 0x50000000 0x4000000>, /* 64MB Flash on CS0 */
+ <0x1 0x0 0x0 0x54000000 0x800000>; /* 8MB flash on CS1 */
+
+ flash@0,0 {
+ compatible = "cypress,hyperflash", "cfi-flash";
+ reg = <0x0 0x0 0x4000000>;
+ };
+};
+
&ospi0 {
pinctrl-names = "default";
pinctrl-0 = <&mcu_fss0_ospi0_pins_default>;
--
2.17.1
next prev parent reply other threads:[~2022-05-09 12:16 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-05-09 6:20 [PATCH 0/9] j721e: Add HyperFlash boot support Vaishnav Achath
2022-05-09 6:20 ` [PATCH 1/9] arm: dts: k3-j721e-mcu-wakeup: Add HyperBus Controller node Vaishnav Achath
2022-06-10 21:39 ` Tom Rini
2022-05-09 6:20 ` [PATCH 2/9] arm: dts: k3-j721e-som-p0: Add HyperFlash node Vaishnav Achath
2022-05-09 6:20 ` Vaishnav Achath [this message]
2022-05-09 6:20 ` [PATCH 4/9] arm: dts: k3-j721e-common-proc-board-u-boot: enable HyperFlash in SPL Vaishnav Achath
2022-05-09 6:20 ` [PATCH 5/9] arm: dts: k3-j721e-common-proc-board: enable hyperflash mux sel GPIO Vaishnav Achath
2022-05-09 6:20 ` [PATCH 6/9] arm: k3: sysfw-loader: add hyperflash support Vaishnav Achath
2022-05-09 6:20 ` [PATCH 7/9] configs: j721e_evm.h: define CONFIG_SYS_FLASH_BASE Vaishnav Achath
2022-05-09 6:20 ` [PATCH 8/9] ti: j721e: enable hyperflash spl fixup for j721e Vaishnav Achath
2022-05-09 6:20 ` [PATCH 9/9] configs: j721e_evm_defconfig: Add HBMC related configs Vaishnav Achath
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220509062017.27623-4-vaishnav.a@ti.com \
--to=vaishnav.a@ti.com \
--cc=a-govindraju@ti.com \
--cc=j-keerthy@ti.com \
--cc=kishon@ti.com \
--cc=kristo@kernel.org \
--cc=p.yadav@ti.com \
--cc=s-anna@ti.com \
--cc=u-boot@lists.denx.de \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox