From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 336C3C433F5 for ; Mon, 16 May 2022 11:10:25 +0000 (UTC) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 3A47884261; Mon, 16 May 2022 13:10:00 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=mirx.dev Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=mirx.dev header.i=@mirx.dev header.b="dH0c3aUp"; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=messagingengine.com header.i=@messagingengine.com header.b="TUe5h6nu"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id ABD488425F; Mon, 16 May 2022 13:09:06 +0200 (CEST) Received: from wout5-smtp.messagingengine.com (wout5-smtp.messagingengine.com [64.147.123.21]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id CCEFA84251 for ; Mon, 16 May 2022 13:08:45 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=mirx.dev Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=andrew@mirx.dev Received: from compute4.internal (compute4.nyi.internal [10.202.2.44]) by mailout.west.internal (Postfix) with ESMTP id 7EACC32009B9; Mon, 16 May 2022 07:08:42 -0400 (EDT) Received: from mailfrontend2 ([10.202.2.163]) by compute4.internal (MEProxy); Mon, 16 May 2022 07:08:44 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=mirx.dev; h=cc :cc:content-transfer-encoding:date:date:from:from:in-reply-to :in-reply-to:message-id:mime-version:references:reply-to:sender :subject:subject:to:to; s=fm3; t=1652699322; x=1652785722; bh=N4 EjvGomk5AK6+Wtcj93rb912cP/YTiJec3xbQDB8O4=; b=dH0c3aUpp9mHqBEVu2 2i+lAJaB05cOsVcvScQ8GRv+tXLAKo7oqSqGKM0tpwLAwxYV1ExsN2G5SP3XV4fd vySOpVeP4mUqGQ8XseR1aEDU3cRxQuSimhwEWe8EPFT16XzZHi8Zl3I09h1z8rla VmO40RgS2TW1Djl7Mvgl8p940b2ziL+0yDLBqvxE6wcJi3E9xw+ztWMgFQek9z/d OixbHwiF3duByLvZ35ZwgV84XiGtlYM0vS42kwolxxSBw/2OsEHXW8nj/fiCLF5U RbvszfxeqaYpq+LgRp2E9O4oi9prTZvzMJ4HoS31U25W0XSCVvykQ/bVgLtgCWNj +bMA== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding:date:date :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:sender:subject:subject:to:to:x-me-proxy :x-me-proxy:x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t= 1652699322; x=1652785722; bh=N4EjvGomk5AK6+Wtcj93rb912cP/YTiJec3 xbQDB8O4=; b=TUe5h6nu70hW6MNEyFrNKv3RSGjPHV1lEORdwAf7KDcQnKGcw7J 5ClPjRh+ul2uz7rxYLbKfYEvlrzorlGyrV3V2xy5NQyz2wrMcRQdNw6F8nFqQKwN U38AK+IUm4ynF816aVk0YBpZyIeFlDgQRkO7B6RdHdMo1aw4m8fu9yZi+xt+P/no wYd4Mz6DWUhA9IYZpj5vz4orCBsDa8R1onZ/anHL92717V+1EAwsraKPXeSNk7uJ wb4S6BaQiNDDUvctLBoAqJATBKj9SDBtnowZV6shJncxNndlhCnlX0ulzMfai2UF xCVTwJsFW9aOsra1v+tJ40lMEo2Q1sAeJSg== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgedvfedrheehgdefhecutefuodetggdotefrodftvf curfhrohhfihhlvgemucfhrghsthforghilhdpqfgfvfdpuffrtefokffrpgfnqfghnecu uegrihhlohhuthemuceftddtnecusecvtfgvtghiphhivghnthhsucdlqddutddtmdenuc fjughrpefhvfevufffkffojghfggfgsedtkeertdertddtnecuhfhrohhmpeetnhgurhgv ficutegssghothhtuceorghnughrvgifsehmihhrgidruggvvheqnecuggftrfgrthhtvg hrnhepleeigeejjeegvdejjeetheevheetgedvffdtteegvdeltdejgeehkeekfeeviedt necuvehluhhsthgvrhfuihiivgepudenucfrrghrrghmpehmrghilhhfrhhomheprghnug hrvgifsehmihhrgidruggvvh X-ME-Proxy: Received: by mail.messagingengine.com (Postfix) with ESMTPA; Mon, 16 May 2022 07:08:36 -0400 (EDT) From: Andrew Abbott To: U-Boot Mailing List Cc: Jagan Teki , Johan Jonker , Simon Glass , Samuel Dionne-Riel , Peter Robinson , Kever Yang , Philipp Tomsich , Andrew Abbott , Andre Przywara , Bharat Gooty , Bin Meng , Fabio Estevam , =?UTF-8?q?Marek=20Beh=C3=BAn?= , Michal Simek , Philipp Tomsich , Rayagonda Kokatanur , Rick Chen , Sean Anderson Subject: [RFC PATCH v2 6/8] rockchip: Enable binman for ARM64 Date: Mon, 16 May 2022 21:07:10 +1000 Message-Id: <20220516110712.178958-7-andrew@mirx.dev> X-Mailer: git-send-email 2.36.0 In-Reply-To: <20220516110712.178958-1-andrew@mirx.dev> References: <20220516110712.178958-1-andrew@mirx.dev> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.5 at phobos.denx.de X-Virus-Status: Clean Binman is now being used to build the final flashable images for Rockchip devices, thus enabling it for all Rockchip targets here. But it is not yet being used to generate the FIT image (u-boot.itb), thus we need to force it to be built. Signed-off-by: Andrew Abbott --- Question: Will this causes issues with eg. Chromebook gru/bob, which build u-boot.itb with binman already? (no changes since v1) Kconfig | 4 ++-- arch/arm/Kconfig | 2 +- 2 files changed, 3 insertions(+), 3 deletions(-) diff --git a/Kconfig b/Kconfig index 797038b037..7226986830 100644 --- a/Kconfig +++ b/Kconfig @@ -414,8 +414,8 @@ config BUILD_TARGET default "u-boot-with-spl.sfp" if TARGET_SOCFPGA_GEN5 default "u-boot-spl.kwb" if ARCH_MVEBU && SPL default "u-boot-elf.srec" if RCAR_GEN3 - default "u-boot.itb" if !BINMAN && SPL_LOAD_FIT && (ARCH_ROCKCHIP || \ - ARCH_SUNXI || RISCV || ARCH_ZYNQMP) + default "u-boot.itb" if ARCH_ROCKCHIP || (!BINMAN && SPL_LOAD_FIT && \ + (ARCH_SUNXI || RISCV || ARCH_ZYNQMP)) default "u-boot.kwb" if ARCH_KIRKWOOD default "u-boot-with-spl.bin" if ARCH_AT91 && SPL_NAND_SUPPORT default "u-boot-with-spl.imx" if ARCH_MX6 && SPL diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig index 0afec5155b..545bf9a8cc 100644 --- a/arch/arm/Kconfig +++ b/arch/arm/Kconfig @@ -1967,7 +1967,7 @@ config ARCH_STM32MP config ARCH_ROCKCHIP bool "Support Rockchip SoCs" select BLK - select BINMAN if SPL_OPTEE || (SPL && !ARM64) + select BINMAN if SPL select DM select DM_GPIO select DM_I2C -- 2.36.0