From: Marek Vasut <marex@denx.de>
To: u-boot@lists.denx.de
Cc: Marek Vasut <marex@denx.de>, Fabio Estevam <festevam@denx.de>,
Peng Fan <peng.fan@nxp.com>, Stefano Babic <sbabic@denx.de>,
uboot-imx <uboot-imx@nxp.com>
Subject: [PATCH 5/7] ARM: dts: imx: Rename imx8mp-dhcom{-pdk2,}-boot.dtsi
Date: Fri, 12 Aug 2022 22:41:53 +0200 [thread overview]
Message-ID: <20220812204155.489092-5-marex@denx.de> (raw)
In-Reply-To: <20220812204155.489092-1-marex@denx.de>
Rename imx8mp-dhcom-pdk2-u-boot.dtsi to imx8mp-dhcom-u-boot.dtsi, since
this file is shared by PDK2, PicoITX and DRC02. No functional change.
Signed-off-by: Marek Vasut <marex@denx.de>
Cc: Fabio Estevam <festevam@denx.de>
Cc: Peng Fan <peng.fan@nxp.com>
Cc: Stefano Babic <sbabic@denx.de>
Cc: uboot-imx <uboot-imx@nxp.com>
---
arch/arm/dts/imx8mp-dhcom-pdk2-u-boot.dtsi | 137 +-------------------
arch/arm/dts/imx8mp-dhcom-u-boot.dtsi | 141 +++++++++++++++++++++
2 files changed, 142 insertions(+), 136 deletions(-)
create mode 100644 arch/arm/dts/imx8mp-dhcom-u-boot.dtsi
diff --git a/arch/arm/dts/imx8mp-dhcom-pdk2-u-boot.dtsi b/arch/arm/dts/imx8mp-dhcom-pdk2-u-boot.dtsi
index ae838caebcf..be2d4fb184a 100644
--- a/arch/arm/dts/imx8mp-dhcom-pdk2-u-boot.dtsi
+++ b/arch/arm/dts/imx8mp-dhcom-pdk2-u-boot.dtsi
@@ -3,139 +3,4 @@
* Copyright (C) 2022 Marek Vasut <marex@denx.de>
*/
-#include "imx8mp-u-boot.dtsi"
-
-/ {
- aliases {
- eeprom0 = &eeprom0;
- eeprom1 = &eeprom1;
- mmc0 = &usdhc2; /* MicroSD */
- mmc1 = &usdhc3; /* eMMC */
- mmc2 = &usdhc1; /* SDIO */
- };
-
- config {
- dh,ram-coding-gpios = <&gpio3 22 0>, <&gpio3 23 0>, <&gpio3 24 0>;
- };
-
- wdt-reboot {
- compatible = "wdt-reboot";
- wdt = <&wdog1>;
- u-boot,dm-spl;
- };
-};
-
-&buck4 {
- u-boot,dm-spl;
-};
-
-&buck5 {
- u-boot,dm-spl;
-};
-
-&eqos {
- /delete-property/ assigned-clocks;
- /delete-property/ assigned-clock-parents;
- /delete-property/ assigned-clock-rates;
-};
-
-&gpio1 {
- u-boot,dm-spl;
-};
-
-&gpio2 {
- u-boot,dm-spl;
-};
-
-&gpio3 {
- u-boot,dm-spl;
-};
-
-&gpio4 {
- u-boot,dm-spl;
-};
-
-&gpio5 {
- u-boot,dm-spl;
-};
-
-&i2c3 {
- u-boot,dm-spl;
-};
-
-&pinctrl_i2c3 {
- u-boot,dm-spl;
-};
-
-&pinctrl_i2c3_gpio {
- u-boot,dm-spl;
-};
-
-&pinctrl_pmic {
- u-boot,dm-spl;
-};
-
-&pinctrl_uart1 {
- u-boot,dm-spl;
-};
-
-&pinctrl_usdhc2 {
- u-boot,dm-spl;
-};
-
-&pinctrl_usdhc2_100mhz {
- u-boot,dm-spl;
-};
-
-&pinctrl_usdhc2_200mhz {
- u-boot,dm-spl;
-};
-
-&pinctrl_usdhc2_vmmc {
- u-boot,dm-spl;
-};
-
-&pinctrl_usdhc3 {
- u-boot,dm-spl;
-};
-
-&pinctrl_usdhc3_100mhz {
- u-boot,dm-spl;
-};
-
-&pinctrl_usdhc3_100mhz {
- u-boot,dm-spl;
-};
-
-&pmic {
- u-boot,dm-spl;
-
- regulators {
- u-boot,dm-spl;
- };
-};
-
-®_usdhc2_vmmc {
- u-boot,dm-spl;
-};
-
-&uart1 {
- u-boot,dm-spl;
-};
-
-/* SDIO WiFi */
-&usdhc1 {
- status = "disabled";
-};
-
-&usdhc2 {
- u-boot,dm-spl;
-};
-
-&usdhc3 {
- u-boot,dm-spl;
-};
-
-&wdog1 {
- u-boot,dm-spl;
-};
+#include "imx8mp-dhcom-u-boot.dtsi"
diff --git a/arch/arm/dts/imx8mp-dhcom-u-boot.dtsi b/arch/arm/dts/imx8mp-dhcom-u-boot.dtsi
new file mode 100644
index 00000000000..ae838caebcf
--- /dev/null
+++ b/arch/arm/dts/imx8mp-dhcom-u-boot.dtsi
@@ -0,0 +1,141 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright (C) 2022 Marek Vasut <marex@denx.de>
+ */
+
+#include "imx8mp-u-boot.dtsi"
+
+/ {
+ aliases {
+ eeprom0 = &eeprom0;
+ eeprom1 = &eeprom1;
+ mmc0 = &usdhc2; /* MicroSD */
+ mmc1 = &usdhc3; /* eMMC */
+ mmc2 = &usdhc1; /* SDIO */
+ };
+
+ config {
+ dh,ram-coding-gpios = <&gpio3 22 0>, <&gpio3 23 0>, <&gpio3 24 0>;
+ };
+
+ wdt-reboot {
+ compatible = "wdt-reboot";
+ wdt = <&wdog1>;
+ u-boot,dm-spl;
+ };
+};
+
+&buck4 {
+ u-boot,dm-spl;
+};
+
+&buck5 {
+ u-boot,dm-spl;
+};
+
+&eqos {
+ /delete-property/ assigned-clocks;
+ /delete-property/ assigned-clock-parents;
+ /delete-property/ assigned-clock-rates;
+};
+
+&gpio1 {
+ u-boot,dm-spl;
+};
+
+&gpio2 {
+ u-boot,dm-spl;
+};
+
+&gpio3 {
+ u-boot,dm-spl;
+};
+
+&gpio4 {
+ u-boot,dm-spl;
+};
+
+&gpio5 {
+ u-boot,dm-spl;
+};
+
+&i2c3 {
+ u-boot,dm-spl;
+};
+
+&pinctrl_i2c3 {
+ u-boot,dm-spl;
+};
+
+&pinctrl_i2c3_gpio {
+ u-boot,dm-spl;
+};
+
+&pinctrl_pmic {
+ u-boot,dm-spl;
+};
+
+&pinctrl_uart1 {
+ u-boot,dm-spl;
+};
+
+&pinctrl_usdhc2 {
+ u-boot,dm-spl;
+};
+
+&pinctrl_usdhc2_100mhz {
+ u-boot,dm-spl;
+};
+
+&pinctrl_usdhc2_200mhz {
+ u-boot,dm-spl;
+};
+
+&pinctrl_usdhc2_vmmc {
+ u-boot,dm-spl;
+};
+
+&pinctrl_usdhc3 {
+ u-boot,dm-spl;
+};
+
+&pinctrl_usdhc3_100mhz {
+ u-boot,dm-spl;
+};
+
+&pinctrl_usdhc3_100mhz {
+ u-boot,dm-spl;
+};
+
+&pmic {
+ u-boot,dm-spl;
+
+ regulators {
+ u-boot,dm-spl;
+ };
+};
+
+®_usdhc2_vmmc {
+ u-boot,dm-spl;
+};
+
+&uart1 {
+ u-boot,dm-spl;
+};
+
+/* SDIO WiFi */
+&usdhc1 {
+ status = "disabled";
+};
+
+&usdhc2 {
+ u-boot,dm-spl;
+};
+
+&usdhc3 {
+ u-boot,dm-spl;
+};
+
+&wdog1 {
+ u-boot,dm-spl;
+};
--
2.35.1
next prev parent reply other threads:[~2022-08-12 20:42 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-08-12 20:41 [PATCH 1/7] ARM: imx: Enable USB ethernet on i.MX8M Plus DHCOM Marek Vasut
2022-08-12 20:41 ` [PATCH 2/7] ARM: dts: imx: Add HW variant details to i.MX8M Plus DHCOM PDK2 Marek Vasut
2022-09-18 20:41 ` sbabic
2022-08-12 20:41 ` [PATCH 3/7] ARM: dts: imx: Drop Atheros PHY header from " Marek Vasut
2022-09-18 20:41 ` sbabic
2022-08-12 20:41 ` [PATCH 4/7] ARM: dts: imx: Add SoM compatible to " Marek Vasut
2022-09-18 20:40 ` sbabic
2022-08-12 20:41 ` Marek Vasut [this message]
2022-09-18 20:40 ` [PATCH 5/7] ARM: dts: imx: Rename imx8mp-dhcom{-pdk2,}-boot.dtsi sbabic
2022-08-12 20:41 ` [PATCH 6/7] ARM: dts: imx: Adjust ECSPI1 pinmux on i.MX8M Plus DHCOM Marek Vasut
2022-09-18 20:40 ` sbabic
2022-08-12 20:41 ` [PATCH 7/7] ARM: dts: imx: Fix I2C5 GPIO assignment " Marek Vasut
2022-09-18 20:42 ` sbabic
2022-09-18 20:41 ` [PATCH 1/7] ARM: imx: Enable USB ethernet " sbabic
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220812204155.489092-5-marex@denx.de \
--to=marex@denx.de \
--cc=festevam@denx.de \
--cc=peng.fan@nxp.com \
--cc=sbabic@denx.de \
--cc=u-boot@lists.denx.de \
--cc=uboot-imx@nxp.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox